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INTRODUCTION 
O N E  
This handbook i s  intended as a quick-reference document for  use  by design 
engineers,  technicians,  parts s p e c i a l i s t s ,  and by contractors.  The t e x t  is  
addressed t o  r e a d e r s  with l i t t l e  o r  no experience i n  microelectronics. It i s  
intended to provide general  guidance for employing the technology. Solutions 
t o  the spec i f ic  problems of equipment design must be considered i n  the context 
of cost, schedule, environment, and the o ther  cons t ra in ts  of a p a r t i c u l a r  
appl ica t ion  and are therefore  beyond the scope of t h i s  handbook. The handbook 
does provide general information that will be of s u b s t a n t i a l  a s s i s t a n c e  i n  t h e  
solut ion of spec i f ic  problems. 
The handbook i s  i n  two volumes. Volume 1 i s  composed of s ix  chapters  
including t h i s  introductory chapter; the remaining chapters  are  t i t led as 
follows : 
Two : Basic  Processes  and  Design  Considerations 
Three:  System  Design  Considerations 
Four : Testing 
Five:  Specifications and  Procurement 
Six : R e l i a b i l i t y  and  Physics of Fai lure  
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The  remainder of this  chapter  treats  the  subject of microelectronics 
generally.  It  describes  microelectronic  devices,  performance  characteristics, 
and  cost  and  state-of-the-art  concepts on which  considerable  research  and  develop- 
ment  effort is being  expended -- such as  Large  Scale  Integration (LSI), Computer 
Aided  Design,  Microwave  Linear  IC's,  and  hybrid  microcircuits. 
Chapter 2 discusses  some of the  basic  processes  associated  with  both  p-n 
junction  and metal-oxide-semiconductor (MOS) devices.  A  discussion of film 
circuits  and  a  comparison f various  element  parameters  are  also  included. 
Chapter 3 deals  with  characteristics  that  affect  system  design.  Topics  such  as 
device  packaging,  logic  choice,  and  system  partitioning  are  presented. 
The  importance of testing  microcircuits  Cannot  be  overemphasized. A3 a 
general  rule,  the  more  critical  the  application  the  more  extensive  the  type  and 
level of testing.  Chapter 4 discusses  in  detail  various  tests  that  are  performed 
on microcircuits.  Included  in  the  discussion of each  test  are  the  defects  to  be 
detected,  the  effectiveness of the  test for such  detection,  and  relative  cost. 
Following  the  detailed  discussions of various  tests,  screening  is  treated.  Tests 
that  may  be  used  in  a  screening  program  are  evaluated. 
Chapter 5 discusses  specifications and procurement  procedures for micro- 
circuits.  Reliability and physics of failure for micro-circuits  are  presented 
in  chapter 6. The  techniques,  approaches,  and  instruments  involved  in  failure 
analysis  are  presented.  Examples of various  defects  are  discussed  in  detail. 
Device  reliability is discussed, as  well as multilayer  printed-circuit-board 
reliability.  Finally,  a  tabulation of microcircuit  system  data  reported  by  users 
is presented. 
A  comprehensive  bibliography  is  provided  at  the  end of each  chapter.  A 
glossary of microelectronic  terms is presented  as an appendix. 
1.1 PHYSICAL  OESCRIPTION OF MICROELECTRONIC DEVICES 
The  physical  characteristics of microelectronic  devices  are  at  first 
striking,  but  it  must  be  kept  in  mind  that  equipments  using  them  cannot  yet  take 
full advantage of these  characteristics. For example,  an  integrated  circuit 
comprising four transistors, six diodes,  and  ten  resistors  can  be  produced 
in  a  silicon  chip  only 40 x 40 mils.  However,  current  device-packaging 
techniques  increase  the  surface-area  (and  volume)  requirement  considerably: 
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A f l a t  pack requires  a surface area of a t  l e a s t  125 x 250 mils, excluding leads, 
while the dual-in-line package (DIP) typ ica l ly  requi res  250 x TOO mils of surface 
area,  excluding  leads. Leads requi re   addi t iona l   sur face   a rea .  When s imple  c i rcui ts  
a r e  packaged separately,  the surface-area and volume ef f ic iency  i s  poor. 
Space e f f ic iency  can be improved when mul t ip l e  c i r cu i t s  a r e  con ta ined  in  a 
s ingle  package. I d e n t i c a l  c i r c u i t s  ( t y p i c a l l y  up t o  f o u r )  i n  a s ingle  package 
are  f requent ly  used.  Circui t  densi ty  is l imited by the number of package leads 
on standard packages. 
The hybrid microcircuit  i s  one technique currently being pursued 
to  increase  c i rcu i ty  dens i ty .  The ultimate approach i s  t h a t  of LSI -- 
i n  which perhaps as many a s  a thousand c i r c u i t s  could be packaged i n  a space 
no l a rge r  than 3 x 3 inches. 
The surface-area and volume requirements of film and mul t ich ip  c i rcu i t s  a re  
usual ly  greater  than those of the monoli thic  integrated circui t .  The multichips 
a re  typ ica l ly  put  in to  a modified TO-5 package with a surface-area requirement 
of about lo5 square mils. Film c i r cu i t s  t yp ica l ly  r equ i r e  a minimum of 250 x 
250 mils of surface area,  excluding leads.  
The weight of the  smal les t  in tegra ted-c i rcu i t  package i n  general use i s  
approximately 0.1 gram.  Again, the assembled equipment averages a much higher 
weight -- an estimated 1 gram per  uni t  -- than the simple sum of the weights 
of the integrated-circuit packages. A s  with volume, the weight of multichip and 
thin-f i lm microcircui ts  is  grea te r  than  that of the monolithic integrated 
c i rcu i t .  Never the less ,  microe lec t ronic  c i rcu i t s  weigh l/5 t o  1/50 as much 
as convent ional  c i rcui ts  when connected i n t o  equipments. 
The estimates given above a re  qu i t e  rough and a re  va l id  only f o r  comparisons 
a t  t h e  c i r c u i t  l e v e l .  A given equipment's volume or weight may be changed 
d r a s t i c a l l y  or only s l ight ly  with microelectronics conversion, depending mainly 
on the weight and volume of the  pa r t s  that are not converted. Further, there i s  
a s t rong t rend to  increase the funct ional  complexi ty  ,of the  in tegra ted  c i rcu i t ;  
increased complexity can often be achieved without materially increasing overall 
package weight or volume. 
It i s  often mistakenly believed that an  in tegra ted   c i rcu i t  consumes much 
less power than an equivalent  convent ional  c i rcui t .  While microelectronic 
equlpments are often designed to consume considerably less  power than conventional 
versions, this reduct ion cannot  be at t r ibuted to  an inherent  power e f f i c i e n c y   i n  
the  ind iv idua l  microe lec t ronic  c i rcu i t s .  A n y  power-speed combination available 
today i n  a microelectronic   c i rcui t   can  a lso  be  achieved with conventional com- 
ponents. The sharp reduct ions in  power that of t en  accompaw conversion of an 
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cquiplnent; to  microclectronic  form are t h e  r e s u l t  of changes in  design.  There is 
also a reduct ion  in  lead  lengths  and mechanical j o i n t s  i n  t h e  i n t e g r a t c d  c i r c u i t ,  
wi th  a corresponding reduct ion in  power loss. T h i s  power differencc is  
n e g l i g i b l e  i n  most cases  a t  present ,  but  as the power levels continue to decrease,  
the difference will become s ign i f i can t .  If nanowatt c i r c u i t s  become avai lable ,  
the  microe lec t ronic  c i rcu i t  will indeed be s ignif icant ly  more e f f i c i en t  t han  
convent ional  c i rcui t ry .  
1.2 PERFORMANCE CHARACTERISTICS 
The integrated-circuit  technology has concent ra ted  on  d ig i ta l  c i rcu i t ry  
because such c i r c u i t r y  does not require passive elements with t igh t  to le rances  
and broad ranges of values and because there i s  usually a high degree of repe t i -  
t ion of the same c i r c u i t  i n  d i g i t a l  equipment. A l l  d i g i t a l  f u n c t i o n s  a r e  
cur ren t ly  ava i lab le  in  in tegra ted-c i rcu i t  form. 
More than 2000 items are  avai lable  off- the-shelf  a l though many of these 
c i r cu i t s  ove r l ap  in  func t ion .  This i s  not to say, however, that  such c i r c u i t s  
are interchangeable;  most of the major manufacturers have developed their own 
compatible c i rcu i t  fami ly  to  provide  most of the  requi red  d ig i ta l  func t ions .  
Mixing items from d i f f e ren t  families is general ly  not  feasible;  t h u s ,  i n  working 
from the standard inventory, a designer m u s t  i n i t i a l l y  choose the logic  scheme 
and cha rac t e r i s t i c s  that bes t  s u i t  his needs and then design h i s  system around 
a single family of c i r c u i t s .  
Special requirements, not covered by the stock circuits, can be met by 
custom-connecting (metalizing) the elements of standard matrix wafers, which are 
maintained in  inven to ry  fo r  this purpose by sane manufacturers. To f i l l  even 
more exacting needs,  fully custom c i r c u i t s  c a n  be made by a l l  manufacturers. 
Although the monolithic structures are especially appropriate for d i g i t a l  
c i r cu i t ry ,  some multichip and hybr id  c i rcu i t s  are used -- gene ra l ly  fo r  t he  
extremes of the operating frequency range. 
Because simple monolithic c i r c u i t s  a r e  s a t i s f a c t o r y  for d ig i t a l  app l i ca t ions ,  
they received almost  the ful l  a t tent ion of manufacturers for a number of years. 
While an  unsa t i s f ied  demand fo r  d ig i t a l  c i r cu i t s  con t inued ,  o the r  app l i ca t ions  
were neglected. Recently, however, t h e  r u s h  t o  e s t a b l i s h  p o s i t i o n s  i n  t h e  
pioneering digital  market has leveled off  somewhat, a l lowing effor t  to  be 
d i rec ted  in to  o ther  a reas  -- no tab ly  l i nea r  c i r cu i t s  and complex arrays such 
as S I  and hybrid microcircui ts .  
Signif icant  progress  has been made i n   t h e   a p p l i c a t i o n  of microelectronics 
t o  analog functions.  Circuits for performing linear functions are becoming 
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readi ly  ava i lab le .  The most common l i n e a r  c i r c u i t  a v a i l a b l e  is the operat ional  
amplifier.   Other  l inear  circuits  include  the  following: 
Audio amplif iers  
Osc i l la tors  
Preamplifiers 
I f - l imi t ing  ampl i f ie rs  
R-f  amplif iers  
Video amplif iers  
Wide-band amplifier-discriminators 
The o f fe r ings  in  the  l i nea r  a rea ,  however, a r e  by no means as complete as 
those  in  the  d ig i t a l  a r ea .  The proportion i s  out of balance with the potential  
usage of the  two types -- par t ly ,  of course, because of t h e  l a t e r  start made on 
l inear  func t ions .  However, one  of the  fac tors  that made the  d ig i t a3  system so 
a t t rac t ive  to  manufac turers  of i n t eg ra t ed  c i r cu i t s  was i ts  uni t ized design 
based on the repeti t ious use of a few b a s i c  c i r c u i t  forms. An equivalent 
advantageous design situation does not exist  to any such degree with l i n e a r  
devices, so that there  i s  a constraint  against  the establ ishment  of a s tock 
inventory and a tendency t o   r e l y  more on the custom approach. 
1.3 COST 
The p r i ce  of the  in tegra ted  c i rcu i t  has been steadily decreasing for some 
time and now is  competitive with tha t  of .  convent ional  c i rcui t ry  -- i n  t he  sense  
that the integrated circuit  can be procured for no more than i s  r equ i r ed   t o  
procure, assemble, and t e s t  a group of conventional components that will perform 
the same e l ec t r i ca l  func t ion .  Much of  the cost  of an  in tegra ted  c i rcu i t  i s  
incurred in  the packaging of  the crystal .  This packaging cos t  remains e s sen t i a l ly  
constant for a considerable range of circuit complexity. The cos t  pe r  c i r cu i t  
functipn i s  expected t o  drop well  below tha t  of conven t iona l   c i r cu i t ry   i n   t he  
next few years  as the capabili ty for increasing complexity (with constant  yield)  
improves. Pr ices  for  the  packaged device i t s e l f  c a n  be expected to decrease,  
bu t  the  added cos t  of t e s t i n g  will a l s o  have sane e f f e c t  on the pr ice  paid by 
the  consumer. 
Savings result ing from the widespread use of microelectronics begin a t  the 
device-procurement stage but will be far more s i g n i f i c a n t  a f t e r  t h e  equipments 
a re  p laced  in  opera t ion .  Both maintenance and log is t ics  cos ts  can  be  dras t ica l ly  
reduced even without standardizing circuit-performance chaxacteristics. These 
reduced cos t s  fo r  maintenance and l o g i s t i c s   r e s u l t   d i r e c t l y  from increased 
r e l i a b i l i t y .  
Microcircuits are tested extensively,  including screening (see Section 4 . 3 . 3 )  
and f a i l u r e  a n a l y s i s  (see Chapter 6),  t o  improve equipment r e l i a b i l i t y  -- since a 
reduct ion  in  equipment f a i l u r e s  will decrease the number of maintenance actions 
required and t h u s  reduce maintenance costs. If a l l  other  costs  are  equal ,  the 
l i fe -cyc le  cos t  i s  also reduced. 
Dertinger" presents several  examples of the  e f f e c t  of "IBF on support cost. 
The examples i l lustrate  that considerable savings can be rea l ized  by modest 
i nc reases  in  MTBF. It i s  important t o  de te rmine  the  cos t  per  fa i lure  rea l i s t ica l ly  
to  quan t i fy  the  r e su l t s  of comparative  evaluations  based on MTBFIs. Cost-per- 
fa i lure  f igures  a re  d i f f icu l t  to  der ive .  In  addi t ion ,  many items of cost  associ-  
ated with the maintenance action may i n i t i a l l y  be sunken costs ;  for example, the 
savings associated w i t h  the spares pipeline may be i n i t i a l l y  z e r o  because i t  may 
be necessary to maintain the supply organization a t  i t s  cu r ren t  s t a t e .  The s i ze  
of such an organization i s  a function of what was requi red  in  the  pas t  and does 
not  ref lect  current  needs.  The ine r t i a  a lone  w i l l  p a r t i a l l y  o f f s e t  p o t e n t i a l  
cost  savings.  
Nevertheless, the l i fe-cycle  costs  can be reduced by improving device r e l i -  
abil i ty.  Since device prices are decreasing, it would  seem advantageous t o  i n v e s t  
some i f  not a l l  of the  sav ings  in  more comprehensive t e s t ing  and screening programs 
t h a t  would provide more reliable devices for i n s t a l l a t i o n  i n  o p e r a t i o n a l  equipment. 
A small investment a t  the device level  w i l l  provide a s ignif icant  savings a t  the 
operat ional  level .  
1.4 MICROELECTRONIC DEVELOPMENTS 
A common reac t ion  to  one ' s  first encounter with an in tegra ted  c i rcu i t  
(properly magnified) i s  tha t  "the whole production process must be completely 
automated". T h i s  i s  not the case, however; a major portion of integrated- 
circuit manufacturing i s  performed by highly skil led personnel.  
The manufacturing steps are broken i n t o  two major groupings -- wafer 
processing and device assembly. The f i rs t  group r e l i e s  heav i ly  on automation 
and the other  on human labor.  
The major role of people in the wafer-processing steps is in  the  opera t ion  
of automatic equipments, loading and unloading these equipments, and t ransport ing 
groups of wafers from place to  place.  Li t t le  increase in  automation i s  expected 
i n  this area.  However, improved automatic process control and testing by 
computers can be expected. 
~ ~ 
*E. F. Dertinger,  "Status of R e l i a b i l i t y  Requirements i n  Government Contracts" 
11th  Nat. Symposium  on Re l i ab i l i t y  and QC, Miami Beach, Flor ida.  
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yanufacturing steps that involve device assembly offer promise for automation 
(device tes t ing i s  already highly automated i n  most p l an t s ) .  The chip-mounting 
and lead-attachment steps are particularly invit ing for automation since they are 
almost completely dependent on human s k i l l ,  with the accompawing cost and 
r e l i ab i l i t y  pena l t i e s .  Fu r the r ,  e r ro r s  a t  these  po in t s  a r e  ve ry  d i f f i cu l t  t o  
detect. (There i s  no practical  technique available for the nondestructive testing 
of minute connections and joints.) The flip-chip technique, i n  which the chip i s  
turned face downward and the metal ized contact  areas  are  joined to  similar areas  
preformed on a substrate ,  or some va r i a t ion  of it may provide the solut ion to  
the mounting and lead-attachment problems. Such techniques also introduce 
d i f f icu l t ies  such  as bond-inspect ion restr ic t ions and sharply reduced thermal- 
t r ans fe r  capab i l i t i e s .  
In addition to manufacturing steps,  major areas of concern i n   t h e  automation 
of integrated-circui t  product ion are  the product ion tool ing (par t icular ly  the 
d i f fus ion  and intraconnection masks) and circui t  design.  
The e lec t r ica l   .des ign   of   cur ren t   in tegra ted   c i rcu i t s  is  much more constrained 
by the topological layout of the circui t  e lements  than bhat  of convent ional  c i rcui ts .  
The coupling problems are more severe (because of the  p-n junction method of 
i so l a t ion ) ;  t yp ica l ly  a s ing le  l eve l  of intraconnections i s  u t i l i zed .  A s  the  
c i r c u i t s  become more complex, the number of var iab les  that must be considered 
becomes  enormous. Considerable effort  has therefore been expended  on  development 
of computer techniques to assist the designer  in  handl ing these var iables .  
The t rend in  microelectronics  packaging is  toward higher circuit density. 
Complex arrays are a v a i l a b l e  t o  a l imited degree; research and development i s  
being performed on extremely complex devices that have the required intracon- 
nections on the s i l icon wafer .  Such an approach is called Large-Scale Integration 
(SI) and has as i t s  objective the intraconnection of hundreds of undiced c i r c u i t s  
packaged i n  a container comparable i n   s i z e   t o  a s i lve r  do l l a r .  
Considerable effort  i s  being directed toward increasing the upper frequency 
limit associated with microelectronics.  Microwave in t eg ra t ed  c i r cu i t s  have been 
demonstrated as p rac t i ca l ;  microwave IC's a re  cu r ren t ly  be ing  f ab r i ca t ed  in  a 
number of laboratories around the country. 
1 .4 .1  Large-Scale  Integration 
There i s  no c l e a r  d e f i n i t i o n  for LSI within the industry.  It is agreed, 
however, that it involves a high degree of complexity on a s ing le  s i l i con  sub- 
s t r a t e  and a component densi ty  requir ing at l e a s t  two l eve l s  of metal izat ion.  
The LSI concept implies the fabrication of a complete function block or sub- 
system on a s ingle  subs t ra te .  
I 
The LSI concept uses monolithic I C  techniques a t  the system and subsystem 
leve ls .  With LSI, I C ' s  on the same substrate  are  intraconnected by metalization 
techniques. The c i r cu i t s  a r e  a r r anged  in  a matrix and interconnected to achieve 
a desired signal processing. 
The matrix elements may be i d e n t i c a l  I C ' s  or groups of components t h a t  can 
be intraconnected to form mult iple  gates  or  var ious types of f l ip - f lops .  The 
first l e v e l  of meta l iza t ion  provides  the  in t raconnect ions  for  the  components t h a t  
make up the matrix element. It i s  a l so  poss ib l e  to  p l ace  d i f f e ren t  c i r cu i t s  on 
t h e  same subs t r a t e ;  fo r  example, f l i p - f l o p s  m y  be interspersed with gates by 
combining the  masks f o r  each circuit  during the step-and-repeat masking prepara- 
t i o n .  When t h e  c i r c u i t s  a r e  d i f f e r e n t ,  t h e  c i r c u i t  r e q u i r i n g  t h e  g r e a t e r  a r e a  
i s  usually designed with a surface area that  i s  an even i n t e g r a l  number la rger  
than the area of t he  o the r  c i r cu i t .  
The LSI appl icat ions have many advantages; there i s  no doubt that the  
concept will be applied more as the technology matures. Some of these potential  
advantages are the following: 
Fewer part   types  Smaller equipment size,  weight, and volume 
. Improved performance . Lower power requirements 
. Lower equivalent-device  cost  Simplified  maintenance 
* Improved r e l i a b i l i t y  
Associated with these advantages are disadvantages whose r e l a t i v e  importance 
i s  only a funct ion of  the current  s ta te  of the  art .  A s  the technology improves, 
these constraints  will be relaxed. Some of the important disadvantages associated 
with today's LSI technology are the following: 
. Appl i ca t ion   t o   on ly   r epe t i t i ve   c i r cu i t s  * Power densi ty  
. S e n s i t i v i t y   t o c e l l   y i e d  . Increased  turn-around  time 
. 'Packaging  problems . 'Mask complexity 
. Campllcated tes t   procedures  
- Specif icat ions 
Coordination  between  circuit, 
package, and system designers 
Both advantages and disadvantages are identical to those that are ident i f ied 
when in tegra ted  c i rcu i t s  and convent ional  c i rcui ts  are  compared. 
The LSI device i s  f ab r i ca t ed  in  the  same manner as s i l icon monoli thic  
in tegra ted  c i rcu i t s  up t o  t h e  p o i n t  a t  which the wafer i s  diced. The wafer may 
contain hundreds or thousands of c i r c u i t s  depending upon circuit  complexity,  
c'mponent density, or various design considerations. Before separating the dice 
( sc r ib ing ) ,  each  c i r cu i t  i s  e lec t r ica l ly  tes ted  to  de te rmine  i t s  performance 
cha rac t e r i s t i c s .  Those not  meeting  the  performance  requirements  are marked. If 
the wafer i s  t o  be used f o r  I C  Is, the  marked d i ce  a re  thrown away a f t e r  s c r i b i n g .  
When the wafer i s  t o  be used f o r  LSI, the wafer is not scribed and thus the 
"bad" c i r c u i t s  remain. They are ,  however, not  intraconnected. The M I  device 
may not require the use of the complete wafer but only a ma t r ix  o f  c i r cu i t s  i n  
an array.  Ideal ly  it i s  des i r ab le  to  se l ec t  an  a r r ay  of c i r c u i t s  frm the wafer 
that does not include any bad circuits. If this i s  possible,  a s i n g l e  s e t  of 
metal izat ion masks can be used for a l l  subsequent identical  arrays.  When bad 
c i r c u i t s  are  interspersed with good ones within the array,  metalization must be 
done on a custom bas is  for  each  ar ray  ( see  Sec t ion  3.4). 
The matrix of c i rcui ts ,once  metal ized  according  to   s ignal  and bias require- 
ments, is mounted i n  a package; the inputs  and outputs are brought out from the 
array through the package leads. The r e s u l t  is  a: complex func t ion  in  a s ingle  
package instead of a s i n g l e  c i r c u i t  ( o r  a few ident ica l  independent  c i rcu i t s )  
i n  a s ingle  package. Design cons ide ra t ions  fo r  MI  a re  d i scussed  in  Chapter 3. 
LSI will probab ly   f i nd   i n i t i a l   app l i ca t ion   i n   d ig i t a l   a s sembl i e s  with a high 
incidence of r e p e t i t i v e  c i r c u i t s ,  such as regis ters .  Ult imately LSI may advance 
tb a micro-computer (or "computer on a s l i c e " ) .  Any application of LSI has the 
advantage of reducing the back-panel wiring a t   t h e  expense of increasing device 
metalizations, because a la rge  amount of c i rcu i t  in te rconnec t ing  i s  done on the 
s i l i con  subs t ra te .  
The proximity of the  c i rcu i t s  reduces  in te rconnec t ion  paras i t ies  and thus 
increases frequency respoqse. While subs t ra tes  will be large,  component densi ty  
will be high, .making more :eff ic ient   use  of the wafkr as compared with present  I C  
eff ic iency.  
I 
The LSI device has t he  po ten t i a l  for being considerably less expensive than 
IC's i n  a d e s i g n  i n  which each is  technica l ly  feas ib le .  The M I I S  initial 
l imited volume and spec ia l  one-time cos t  will keep i t s  p r i ce  high, but i ts  cos t  
advantage can be so grea t  that for  h ighly  repe t i t ive  d ig i ta l  appl ica t ions  i t s  
use will be mandatory. 
LSI has many disadvantages; some simply require maturation of the technology 
t o  be eliminated, while others will p e r s i s t .  New packages a r e  needed with a 
var ie ty  of pin requirements; packages with as many a s  160 leads are being developed 
concurrently wi th  the devices.  
LSI devices will require  custom design for  some time t o  come. lrhile some 
appl icat ions are  similar enough to  use  the  same off-the-shelf LSI, these will be 
the exception unless system designers adopt a s e t  of procedures for designing a t  
a leve l  h igher  than  the  c i rcu i t .  Thus the re-use factor  of any LSI device will 
be poor. 
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Test ing  the  LSI device will be complex and c o s t l y  if complete t e s t i n g  a t  each 
p i n  is required. It may be necessary to  perform only select ive tes ts  or t o  t e s t  
by substi tution. Regardless of how t e s t i n g  i s  performed, LSIls present formidable 
t e s t i n g  and screening problems as compared with IC's. 
Thermal properties of the device package and methods of heat transfer must 
be carefu l ly  ana lyzed  in  LSI appl icat ions.  The h igh  c i rcu i t  dens i ty  will require  
packages with excellent thermal properties.  While thermal management is always 
a serious consideration, it is  even more important  for  LSI. 
LSI is  a natural extension of the monolithic I C  technology. It promises 
reduced size, weight, and volume, be t t e r  r e l i ab i l i t y ,  l ower  cos t ,  be t t e r  pe r -  
formance, and lower power requirements. These advantages  are  the same as  
those predicted for  microcircui ts  when they were compared wi th  d iscre te  c i rcu i t s  
only a few years ago. Although the gains are similar, so a re  the  problems -- 
which i n  many cases have been complicated i n  proportion to the complexity of 
the devices.. 
1 .4 .2  The Computer a s  a mcroelectronic-Design Tool 
.- 
Computers are  current ly  being used to  a id  in  the design and analysis  of 
microe lec t ronic  c i rcu i t s .  They can be expected to  play an ever- increasing role  
in  future  microelectronic  developments, as ide from their  obvious role  as  a major 
consumer of these Circuits.  Their use as an engineering tool i s  not simply 
desirable  but Couldbecome mandatory for  des ign  and analysis  of the  complex 
devices that are currently being developed. 
Computer ana lys i s  of  e lec t ronic  c i rcu i t s  has became common in  r ecen t  
years.  T h i s  i s  due, i n  l a r g e  p a r t ,  t o  t h e  development  of general-purpose circuit-  
analysis  programs, such as the  e l ec t ron ic  c i r cu i t  analysis program (ECAP)* and 
t h e  network analysis  program (NET-1) ?*These programs can' be used by engineers 
who do not understand machine programking and may be appl ied to  a range of 
problems dealing  with  a-c,  d-c, and transient  analysis.   Graphict  man-machine 
in te r fac ing  may be used with the ECAP program. 
Both ECAP and NE?I"l have been developed to simulate any c i r c u i t  t h a t  can 
be represented by lumped parameters. However, i n  p rac t i ce  the re  a re  a number 
of r e s t r i c t i o n s . t t  One r e s t r i c t i o n  i s  the requirement that  only circuit  elements 
f o r  which the programs can provide models be included; these include fixed 
* Available from IBM. 
**mT-1 Network Analysis Program, Los Alamos Scient i f ic  Laboratory of the 
University of California.  
t G.R. Hogsett and D.A. Nisevrarger "An Application Experiment with On-Line 
Graphics-Aided ECAP, 'I ISSSC (1967) , p.72. 
t t D .  Christiansen, "Computer-Aided Design: P a r t  6, "Electronics,  (February 6, 
19671, P. 74. 
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resistors,-capacitors, inductors, mutual-inductive couplings, voltage and current 
sources,  diodes,  transistors,  nonlinear  elements,  etc. One program requi res  
t h a t  t r a n s i s t o r s  be ident i f ied  only  by type numbers. 
The complexity of the circuit being analyzed i s  res t r ic ted  by  the  memory 
capaci ty  of the computer; f o r  example, the NET-1 i s  r e s t r i c t e d  t o  300 each 
res i s tors ,  capac i tors  and inductors, 63 fixed-voltage sources, 63 time-dependent 
sources, and 200 nodes -- fo r  a memory capaci ty  of 32,000 words. ECAP i s  
r e s t r i c t e d  t o  50 nodes f o r  t h e  7094 and 20 nodes for  the  1620. Aside from these 
res t r ic t ions  there  a re  l imi ta t ions  in  handl ing  nonl inear  c i rcu i t s  and i n  achieving 
accurate device models. 
Circuit  analysis,  such as worst-case design, and a-c, d-c, and t r ans i en t  
analysis ,  are  appl icable  across  the board.  Computers a l so  have more spec ia l ized  
appl icat ions in  microelectronics ,  such as  component layout to optimize surface- 
area requirements, design of d i f fus ion  and metal izat ion masks (espec ia l ly  the  
complex metal izat ion pat terns  required for  LSI), p a r t i t i o n i n g   f o r  optimum grouping. 
of c i r c u i t s   i n t o  LSI devices, and real-t ime process control of the  fabr ica t ion  
sequence i n  device manufacturing. 
To i l l u s t r a t e  t he  poss ib l e  app l i ca t ion  of the computer i n  mic roe lec t ron ic  
design and fabricat ion,  a general  discussion of var ious  s tages  in  des ign  and 
processing of. an electronic subassembLy to be fabricated as a complex I C  a r ray  
will be considered. It i s  assumed that the  subassembly has been specified a t  
l e a s t  t o  the extent of the input-output requirements. 
The first s tep  is  determining the nmber and type of c i r c u i t s  that a re  
required.  Once the circui t  requirements  have been specified,  preliminary design 
can be performed by use of a graphics-interfaced general-purpose computer 
program. D-c, a-c,  and t rans ien t  ana lys i s  can  be  performed  and  changes made as 
requi red  to  meet t he  c i r cu i t  spec i f i ca t ions .  Performance s e n s i t i v i t y  to parameter 
d r i f t  and element tolerances can be analyzed with computer-aided worst-case 
design  s tudies .  - 
Assuming that the subassembly i s  reasonably complex, i t  will be necessary t o  
p a r t i t i o n  t h e  subassembly i n t o  complex ar rays  that are technological ly  real izable .  
T h i s  involves determining 'the type and number of c i r c u i t s  on each array that will 
optimize some objective function, subject to a s e t  of  constraints .  
The object ive funct ion may represent  a f igure of  meri t  indicat ing the 
e f fec t ive  ln tegra t ion  of each possible grouping of c i rcu i t s .*  The cons t ra in ts  
represent  the real-world restr ic t ions imposed upon the   f ab r i ca t ion  of such 
arrays.  For complex arrays,  computer ana lys i s  i s  mandatory i f  meaningful 
comparisons of a l l  possible groupings are to be made. 
* A.R. Habayeb, C.5; Holland, Jr., and T. McDuffie,"System Pa r t i t i on ing  fo r  
Microelectronics, Proceedings of Symposium on Microelectronics Applications, 
Garden City, N.Y. -(September 1967). 
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Once the number and c i rcu i t  type  of  the  requi red  a r rays  have been 
determined,computeraided component and c i r cu i t  l ayou t  may be performed t o  
optimize surface-area requirements. Ultimately, the information generated by 
the computer may be used to  cu t  the  requi red  fabr ica t ion  masks automatically 
on a digi ta l ly  control led coordinograph.  
The a r rays  are now ready  to  be  fabr ica ted .  Computers can be used on a rea l -  
time basis to  control  the var ious process  s teps  such as d i f fus ion  and etching. 
Cont inual  tes t ing and comparison of t h e  results with a s e t  of standards provides 
the necessary data f o r  t h e  computer t o  make dedisions, such as whether t o  in -  
increase doping concentrations or alter temperatures or etching t imes.  
Errors that cannot be corrected will require  the computer t o  make a decision 
on whether or  no t  to  s ta r t  the  process ing  over .  Such tests and decisions may be 
made by the computer up t o  the time the a r ray  i s  ready  for  shipment. 
After the wafer has been processed, each circuit  is t es ted  and the data are  
s tored  In  the  computer for subsequent use i n  determining a feasible  metal izat ion 
rout ing for  the array.  T h i s  i s  an  i t e r a t ive  p rocess  that can  eas i ly  be performed 
by the computer, assuming that a so lu t ion  ac tua l ly  ex is t s .  
After  the array has been packaged, a computer-controlled automatic tester 
may be used. Test data accumulatei3 for  each device ( including resul ts  of various 
screening  tes t s )  may-be s t o r e d  t o  be eas i ly  access ib le  for  fu ture  re ference .  
(This might include examination of the data i n   r e l a t i o n   t o   t h e   r e s u l t s  of sub- 
sequent failure analysis performed on the array.) 
T h i s  example is in tended  to  i l lus t ra te  poss ib le  uses  for  computers i n  
microcircuit  design and fabr ica t ion .  The i l l u s t r a t i o n  has not exhausted a l l  
possible applications.  Computers are used in varying degrees in some of the 
appl icat ions mentioned i n  t h e  example, while  other  appl icat ions are  only in  
the conceptual stage. 
1.4.3 Microwave Integrated  Circui ts  
Integrated microwave devices  are  made with both silicon monolithic and hybr id  
fabrication techniques.  By " integrated" the microwave engineer means a group 
of components o r  c i r c u i t s  that are f a b r i c a t e d  i n  a s ingle  package. "Microwave 
IC" represents a grouping of microelectronic components o r  c i r c u i t s  i n  a s ingle  
package. Such groupings might include monolithic elements, thin-film elements, 
beam-lead elements ,  or  s i l icon monoli thic  c i rcui ts .  Thus microwave I C ' s  use 
both monolithic and hybrid techniques applied either together or separately.  
Hybrid f a b r i c a t i o n  i s  usual ly  performed on a n  aluminum-ceramic substrate  
whose dimensions are of the same order of magnitude as that of thin-fi lm 
c i r cu i t s .  Quar t z  o r  o the r  su i t ab le  materials may be used as the substrate .  
The basic requirements are that it be a good insu la to r  ( fo r  component i so la t ion) ,  
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have acceptable thermal properties,  have the  capabi l i ty  for  achiev ing  a micro- 
smooth surface (because thin-fi lm elements are fabricated on the surface) ,  and 
have an acceptable  dielectr ic  constant .  
Microstr ip  t ransmission l ines  are  used to  t ransmit  the s ignals .  The sub- 
s t r a t e  a c t s  as the  d i e l ec t r i c  between the ground plane and the top conductor. 
The cha rac t e r i s t i c  impedance (Zo) of an unshielded l ine* is  a function of the 
dielectr ic  constant  of  the substrate  (",), the  width of the top conductor, and 
the separation between the top conductor and t h e  ground plane. Most appl icat ions 
require  a Zo of 50 ohms or  grea te r .  To achieve these values within the constraints 
of subs t ra te  th ickness  ( typ ica l ly  20 mils) and top-conductor width (about 2 mils 
m i n i m u m ) ,  a d ie lec t r ic  cons tan t  whose va lue  l i e s  i n  the  r ange  of 9 t o  35 appears 
t o  be bes t .  
The active elements of a hybrid device are  typical ly  separate ,  unpackaged 
semiconductor  devices.  Passive components  uch as  res i s tors ,  capac i tors ,  and 
Inductors are formed by thin-fi lm techniques.  Ferri te devices are used where 
no reciprocal  funct ions are  required.  When low-frequency c i r c u i t s  -- such a s  
con t ro l  c i r cu i t s  -- are required,  a monol i th ic  s i l i con  c i rcu i t  may be used and 
mounted d i r e c t l y  on the alumina subs t ra te .  
Planar techniques that a re  used t o  manufacture low-frequency monolithic 
s i l i c o n  IC's may a l so  be used to f ab r i ca t e  microwave I C I s . * *  The subs t r a t e  fo r  
such  c i rcu i t s  i s  h igh- res i s t iv i ty  (1500 ohms per  cm) p-type sil icon. For this 
va lue  of  res i s t iv i ty ,  s i l i con  i s  a reasonably good insu la tor  and provides the 
required isolation between components. . 
Active components a r e   f a b r i c a t e d   i n   l o w r e s i s t i v i t y  n-type pockets 
ep i t ax ia l ly  grovrn on the  h igh- res i s t iv i ty  s i l i con  subs t ra te .  Inductors  and 
capac i tors  a re  fabr ica ted  on the  subs t ra te  by thin-film techniques. The 
transmission l ines are microstrip;  typical conductor dimensions are about 6 
mils. The s i l i con  subs t r a t e  i s  10 mils thick.  The  number of c i r c u i t s  that can 
be fabricated on a single wafer is  dependent upon the surface-area requirements 
of the various components. E r t e l  -has reported get t ing 41 transmit-receive (TR) 
switches on a one-inch s i l icon  wafer .  
A va r i e ty  of microwave I C  Is has 
balanced mixer, a 5OO-MHz amplifier,  
and TR switches. These c i r c u i t s  a r e  
one watt of continuous pourer. E r t e l  
peak powers of 50 watts. 
been fabricated -- included are an X-band 
a 9-GHz rece iver ,  osc i l la tors ,  c i rcu la tors ,  
t yp ica l ly   r e s t r i c t ed   t o   ope ra t ion  of about 
has reported that one c i r cu i t  can  sus t a in  
* Harold Sobol, "Extending I C  Technology t o  Microwave Equipment , "Electronics, 
(March 20, 1.967)~ p. 112. 
** Alfred Ertel, "Monolithic I C  Techniques Produce First All-Sil icon X-band 
Switch", Electronics, (January 23, 1967), p. 76. 
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Most of the microwave I C ' s  t h a t  have been fabricated are  hybrid circui ts .  
These a re  s impler  to  bui ld  than  monol i th ic  c i rcu i t s  and are  current ly  much l e s s  
c o s t l y  t o  b u i l d .  The cos t  is very dependent upon yield,  and i f  high yields can 
be obtained, monolithic circuits could be the least  expensive.  
1.4.4 Wbrid  Microcircuits 
A hybrid microcircuit  is  one that i s  fabricated by combining two or more 
c i r cu i t  t ypes  ( i . e . ,  f i l m  c i r c u i t s  and semiconductor c i r c u i t s )  or a combination 
of one or more c i r cu i t  t ypes  and discrete elements.  The primary advantage of 
hybrid microcircuits i s  des ign  f l ex ib i l i t y .  Components may be selected a p r i o r i  
by t e s t i n g .  Hybrid microcircui ts  f ind wide appl ica t ion  in  spec ia l ized  appl ica t ions ,  
such as low-volume circui ts ,  h igh-frequency circui ts ,  and interim LSI (sometimes 
re fer red  to  as Medium-Scale In tegra t ion) .  
Several  elements and circuits are available for hybrid applications.  These 
include components tha t  a re  descre te  and t h a t  a r e  e l e c t r i c a l l y  and mechan'ically 
compatible with monolithic I C ' s .  They may be used t o  perform functions supple- 
mentary to monolithic I C ' s ,  and can be handled, tested, and assembled with 
wi th  essent ia l ly  the  same technology and tools. 
Such devices may be packaged individual ly  or i n  groups, or they may be 
fabricated as beam-leads devices. Their small s ize  a l lows their  use in  both 
thin-  and th ick- f i lm c i rcu i t s .  Such devices are easily tested.  
Elements a r e  a v a i l a b l e  i n  a variety of packages (including fl ip chip) that  
may be soldered, welded, or ul t rasonica l ly  welded to  an  appropr ia te  subs t ra te .  
Size, cost, and performance are dependent upon the manner i n  which the elements 
a r e  packaged. In  addi t ion  to  e lements ,  comple te  c i rcu i t s  a re  ava i lab le  in  the  
form  of uncased chips (unencapsulated I C  d ice)  and as f l i p  c h i p s .  These chips 
a re  usua l ly  ident ica l  to  those  so ld  as p a r t  of the manufacturer's regular 
product ion l ine.  It i s  necessary that they be handled with extreme care and be 
properly packaged and connected by the user i f  a h igh-qual i ty  f ina l  assembly 
is  t o  be obtained. 
An interesting application of the hybrid technology is  the use of f l i p -  
c h i p  c i r c u i t s  i n  complex arrays.  The f l i p  c h i p  has small conducting lumps 
instead of bonding pads on the die for making e lec t r ica l  connec t ions .  The 
electr ical  connect ions are  made by ul t rasonical ly  bonding or by soldering these 
lumps t o  a s e t  o f  bonding pads on the substrate. Thus t h e  d i e  is inverted when 
bonded t o  t h e  s u b s t r a t e .  Such an approach introduces alignment problems during 
bonding and a l s o  may sharply reduce the heat-transfer capabili ty of the device, 
because the die i s  attached to the substrate only through the bonding lumps. 
. . 
The advantage of hybrid microcircuits i s  increased packaging density and 
reduced cost  per circuit ,  because the cost  of individually packaging each die i s  
eliminated and the labor requirements for bonding are  reduced.  Rel iabi l i ty  may 
be improved because the lead wires and thus the lead bonding are eliminated. 
A l l  of the lumps a r e  bonded a t  the same time; this should improve device r e l i -  
a b i l i t y .  
A s  an interim approach to LSI, f l ip -ch ip  c i r cu i t s  o r  uncased dice can be 
mounted on a subs t ra te  (usua l ly  alumina). The dice can be mounted i n  a matrix 
a r ray  and the interconnect ions pr inted on the  subs t ra te .  The a r ray  i s  sealed as 
a module i n  a ceramic package to  p ro tec t  t he  ch ips  fram mechanical and environ- 
mental  stresses.  Appropriate pins are brought out of the package t o  i n t e r f a c e  
the dice and make external connections.  
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" . . 
BASIC PROCESSES AND 
DESIGN  CONSIDERATIONS 
T W O  
The design of microe lec t ronic  c i rcu i t s  i s  similar to  the  des ign  of d i scre te -  
component c i r c u i t s .  Most of  the ear ly  microcircui t  designs were accomplished by 
a component-for-component subs t i t u t ion   i n   an   ex i s t ing   d i sc re t e -c i r cu i t   des ign .  
The only engineering design differences were those associated with the manner i n  
which the  c i r cu i t s  were fabricated.  
The var ious  fabr ica t ion  methods ( i .e . ,  monoli thic  s i l icon and th i ck  and t h i n  
fi lms) introduce design constraints.  These r e s u l t  from the small dimensions of 
components, parasi t ics  introduced by certain compenent-isolation techniques, 
component-tolerance limitations, and various voltage and cur ren t  l imi ta t ions .  
The monolithic fabrication technology limits performance because a l l  of the 
components a r e   f a b r i c a t e d   i n   s i t u  and d i f f e ren t  ccdnponents or p a r t s  of d i f f e ren t  
components a re  fabr ica ted  at the  same time. Thus no advantage can be taken of 
optimum processes for constructing various components. l hen  d i sc re t e  c i r cu i t s  
are fabricated,  each component can be tested and optimum choices can be made. 
Thin- and thick-fi lm microcircuits provide more design freedom and approach 
more c lose ly  the  f l ex ib i l i t y  a s soc ia t ed  with d i s c r e t e  c i r c u i t s .  Components can 
be adjusted to achieve desired close tolerances when required.  In  addi t ion,  
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d i s c r e t e  t r a n s i s t o r s ,  which may be tested before attachment in the  c i r c u i t ,  a r e  
required in  these circui ts  because there  i s  current ly  no adequate method f o r  
fabr ica t ing  ac t ive  film components. This has been a ser ious constraint  and has 
l imited the usefulness and acceptance of such microcircuits.  
This  chapter i s  intended t o  provide insight into the monolithic fabrication 
techniques so that the designer can understand the nature of the design 
cons t ra in ts  imposed by  the  fabr ica t ion  method. The methods  and techniques 
discussed are of on ly  genera l  in te res t  to  the  c i rcu i t  des igner  because  the  
probIems associated with t h i s  phase of  microcircui t  design are  largely in  the 
domain of the microcircuit manufacturer. T h i s  discussion, however, forms a sound 
base for the remaining topics,  which inc lude  c i rcu i t  spec i f ica t ion  and appl icat ions.  
The s a l i e n t  c h a r a c t e r i s t i c s  of both l inear  and d i g i t a l  c i r c u i t s  a r e  p r e s e n t e d  
and various applications are discussed. A design example of a modified DCTL NOR 
gate i s  explained and evaluated, and design and fabricat ion concepts  for  MOS micro- 
c i rcu i t s  a re  presented .  The chapter i s  concluded wlth a brief discussion of f i l m '  
components, including a comparison of var ious  cha rac t e r i s t i c s  of monolithic, MOS, 
and f i l m  components. 
2.1 BIPOLAR TRANSISTOR DEVICES 
2.1.1 Preparation of Semiconductor Materials 
The rapid advances i n  semiconductor-device technology over the past fifteen 
years  would not have been possible except for the impressive progress made i n  
the  pur i f ica t ion  and preparation of semiconductor materials. Near-perfect crystals 
of v i r tua l ly  abso lu te  pu r i ty  a re  needed i f  consistent,  high-quality devices are 
t o  be made. The impuri ty  level  must  be con t ro l l ed  to  l e s s  t han  one impurity atom 
per  mil l ion -- a t  times, t o  less than one atom per  b i l l i on .  T h i s  l e v e l  i s  not 
detectable chemically or spectroscopically. Its measurement depends e n t i r e l y  on 
e lec t r ica l  conduct iv i ty .  The expression for conductivity i s  
Q = q h P p  + w,n) 
where 
wP = mobili ty of holes 
wn = mobili ty of electrons 
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i 
p = number of holes per cubic centimeter 
n = number of electrons per cubic centimeter 
q = electron charge 
For an i n t r i n s i c  semiconductor n o r  p can be assumed equa l  t o  the  donor or  
acceptor impurity density, respectively. When n i s  very much grea te r  than p, 
t he  semiconductor is n  type  (e lec t rons  a re  the  major i ty  car r ie rs ) ;  a l so ,  genera l ly ,  
n i s  much grea te r  than  ni ( the   i n t r in s i c   f r ee -e l ec t ron   dens i ty )  , so that ni can 
be ignored when the concentration of donor impurity i s  being determined. 
2.1.2 Measuring Conductivits 
The heated-probe check i s  a convenient method for  de te rmining  the  polar i ty  
of the charge carr ier  -- that is, t o  determine whether the semiconductor wafer 
i s  n-type or p-type. A galvanometer i s  connected t o  t h e  semiconductor wafer by 
means of two probes that are conveniently placed on the wafer. One of the probes 
i s  at room temperature, and the other probe i s  a t t a c h e d  t o  a heated soldering 
i ron,  as sh0r.m in  F igu re  2-1. Wlth the hot probe connected to  the  nega t ive  
s ide  of the galvanometer, the needle 
A-C Line f o r  - m  
Iro? 
\( Temperature Probe a t  Room 
FIGURE 2-1 
THE HEATED-PROBE CHECK 
of the galvanometer registers a nega- 
t ive reading for  the n- type mater ia l  
and a posi t ive reading for  the p- type 
material .  
The heated-probe check can be 
s e t  up vrith a microammeter instead of 
a galvanometer. When current  is i nd i -  
cated on t h e   m i c r o m e t e r  with the  hot  
probe connected to  the negat ive terminal  
of the meter, the wafer i s  p-type. 
When the hot probe i s  connected t o   t h e  
pos i t ive  s ide  of the microammeter and 
current  is indicated on the meter, the 
sample i s  n-type.  These ind ica t ions  
occur because the major i ty  car r ie rs  d i f fuse  ir, the  d i rec t ion  of the negative 
temperature gradient. The ma jo r i ty  ca r r i e r s  a r e  e l ec t rons  in  the  n-type material 
and h o l e s  i n  t h e  p-type material. I n  an n-type semiconductor, the majority- 
ca r r i e r  e l ec t rons  d i f fuse  away from the hot probe; thus they cause it to,become 
pos i t ive  vrith respect to the colder probe. 
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A commonly used techique for measuring resist ivity is the 4-point probe 
technique (ASTM Test Method T43-64T), shovm in  F igu re  2-2. Four equally spaced 
probes are aligned on the semiconductor 
wafer. I n   t h e   f i g u r e ,   t h e   r e s i s t i v i t y  
i s  given by 
(2-2 1 
s s s  
V Y V Y  
where F e!) i s  a geometrical correction 
f a c t o r  t h a t  c o r r e c t s  f o r  a l t e r a t i o n  
I 1 
w of current-flow lines through the 
sample fo r  spec ia l  boundary conditions 
such as a f ini te  sample thickness, 1-1. 
FIGURE 2-2 
ARRANGEMENT FOR FOUR-POINT 
PROBE MEASUREMENT 
In  addi t ion,  the Hal l  effect  can 
a l s o  be used t o  measure conductivity 
type and carr ier   concentrat ion.  When 
a sample piece of semiconductor i s  placed i n  a magnetic f i e l d  and a current is 
made t o  flow perpendicular t o  the f i e l d ,  a voltage i s  produced across  the sample 
along an a x i s  perpendicular  to  both the magnetic f i e ld  and the  d i rec t ion  of 
current flow, as shovm i n  Figure 2-3. The magnitude and d i rec t ion  of this voltage 
FIGURE 2-3 
HALL EFFECT 
FIGURE 2-4 
PARAMETERS FOR DETERMINING 
SHEET RESISTIVITY 
can be used t o  determine the concentra- 
t i o n  and sign of the  cu r ren t  ca r r i e r s  
i n  t h e  semiconductor sample. For a 
sample of width, W, the Hall  voltage 
is given by 
-8 R M  V = l O  w (2 -3 1 
where V i s  i n   v o l t s ,  I i n  amperes, 
H I n  Gauss, and W i n  centimeters, and 
R is  the Hall constant given by 
R = g  3 (2-4) 
The expres s ion  fo r  shee t  r e s i s t i v i ty  
i s  developed as follows: 
The resis tance of the conductor 
i l l u s t r a t e d   i n   F i g u r e  2-4 i s  
R = p -  t w  a. ohms (2-5) 
where 
p = r e s i s t i v i t y  of the diffused 
.!? = length of the diffused conductor 
t = thickness of the diffused 
w = width of the diffused conductor 
conductor 
conductor 
The s h e e t  r e s i s t i v i t y  i s  defined as 
Ps = P/ t  
T h i s  i s  va l id  when the depth of the conductor i s  small (a few microns) and it i s  
re la t ive ly  cons tan t ,  as i s  the case for  most d i f fused  res i s tors .  Subs t i tu t ing  
ps f o r  p/t i n   t h e  above equat ion for  res is tance gives  
o r  
a 
R = P s v  
R = PsK 
where 
K = j/W 
The term K i s  r e f e r r e d   t o  as the length- to-width rat io  and i s  important i n  
specifying resis tor  values .  If ps i s  known, the  res i s tance  of  any r e s i s t o r  is 
determined  simply by spec i fy ing   the   ra t io .  
A s  an example, consider a system that requi res  a 5-kQ r e s i s t o r  with 
s h e e t  r e s i s t i v i t y  of 50 ohms/sq. 
Since R and P s  are given, it i s  only necessary t o  so lve  for  K: 
The res i s tance  i s  determined by a/W = 100. There are an infinite number of 
solut ions,  and the actual  choice of dimensions will depend on other factors such 
as requi red  sur face  a rea  for  power d iss ipa t ion ,  or distributed capacitance.  
2.1.3 Alloying 
I n   a n  npn t r a n s i s t o r ,   t h r e e   r e g i o n s   a l t e r n a t e   i n  the conductivity type. 
I n  an a l loy  t r ans i s to r  t he  s t a r t i ng  ma te r i a l  i s  p-type, and an n-conductivity 
layer has to be rea l ized  an  e i ther  s ide  of the xafer,  as shown in Figure 2-5. 
ct Solidified  Alloying  Material 
(Gold or Aluminum) 
Collector Alloying 
Depth - 'f Sta r t  ing 
Wafer I 2wo Base I I Thickness 
Ehitter Alloying 
Depth 
Solidified Alloying Material 
Eh i t t e r  Contact 
FIBURE 2-5 
ALLOY TRANSISTOR 
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These regions are formed by placing spheres or discs of doping mater ia l  on 
opposite sides of a prepared wafer, and heating to allow the dope to melt  and 
dissolve part-way into the wafer.  A s  the molten alloy i s  carefully cooled, 
dissolved germanium rec rys t a l l i ze s  a t  t he  l i qu id - so l id  in t e r f ace  of the wafer, 
which ac t s  a s  a s ingle-crystal  seed.  The temperatures a t  which these processes 
are carried out vary from 700" t o  900°C depending on the alloying material  used. 
Attempts t o  reduce the dimensions of a l loy  t rans is tors  for  h igh- f requency  
appl icat ions led to  the introduct ion of electrochemical etching and p la t ing  
techniques, which made possible the development of i n t e r f ace -ba r r i e r  t r ans i s to r s .  
I n  this device,  very close emitter-collector spacings are possible.  It i s  neces- 
s a ry  to  s t a r t  w i th  a thin wafer of semiconductor and then etch i t  s t i l l  f u r t h e r  
by subjecting i t  t o  two coax ia l  j e t s  of etching solut ion.  When the thickness 
of the  central  web has been reduced to  about  0.2 m i l ,  metal  contacts are electro- 
p la ted  in to  the  same points,  with the same je ts  being used as  e lectrolyte  vehicles .  
2.1.4  Diffusion 
By di f fus ing  donor and acceptor impurities into semiconductor materials, it 
i s  poss ib l e  to  f ab r i ca t e  p-n junct ion devices  that  have supe r io r  e l ec t r i ca l  
charac te r i s t ics .  The diffusion process  has  many distinct advantages over other 
f ab r i ca t ion  p rocesses ,  pa r t i cu la r ly  i f  s i l i con  is the material used. It i s  the 
basic  process  and in  most cases  the only process  in  which super ior  t rans is tor  
cha rac t e r i s t i c s  can  be realized. Junction depths and impurity concentration of 
the layers  can be control led more prec ise ly  than  in  a l loyed  s t ruc tures .  
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After  the introduct ion of these diffusion techniques into semiconductor 
fabr ica t ion ,  i t  became possible  to  achieve base widths, with high accuracy, of 
less  than  1 micron, which improves considerably the transport  factor (and 
therefore  a) and the t ransport  time (and therefore  fa).  Other means of improving 
the high-frequency response would be to reduce the collector-base junction area,  
as  has  been done with mesa t r a n s i s t o r s .  A t y p i c a l  mesa t r a n s i s t o r  is shown i n  
Figure 2-7. 
L 
Distance (X)  -r 
FIGURE 2-6 
IMPURITY CONCENTRATION VS DISTANCE 
/” /” 
FIGURE 2-7 
MESA TRANSISTOR 
The defect of such a s t ruc ture  is apparent. The collector-base junction is 
exposed to the surrounding atmosphere, and surface effects  a t  th i s  point are severe.  
To minimize sur face  e f fec ts  on junctions,  the planar diffused structure was in t ro-  
duced by Fairchi ld .  A typical  planar  s t ructure  is shovln i n  Figure 2-8. 
The planar process permits the 
Silicon  Dioxide  passivation of the surface by an  oxide 
layer  a t  an  ear ly  fabr ica t ion  s tage .  
The silicon-oxide coating i s  grown 
on the surface before any junctions 
are  diffused. This  grea t ly  improves 
the parameters that a r e  p a r t i c u l a r l y  
s e n s i t i v e   t o  surface conditions. These 
parameters are ‘the reverse leakage 
currents,  breakdown voltages, noise 
f igure,  and low current B. Planar 
s t ruc tu res  a l so  made it possible  to  solve many problems i n  the r e a l i z a t i o n  of 
i n t eg ra t ed  s t ruc tu res ,  i n  which several elements are bui l t  s imultaneously on the 
same piece of semiconductor. 
FIGURE 2-8 
PLAHAP, STRUCTURE 
To show how the planar process i s  used to  fabr ica te  devices  for  microc i rcu i t s ,  
t he   s t eps   t aken   i n   bu l ld ing  a planar-diffused t ransis tor  are  descr ibed here. 
This  process is common t o   a l l  bulk-type microcircuits. 
The s teps  used  in  the  fabr ica t ion  of an npn p lanar -d i f fused  t rans is tor  a re  
shown in  F igu re  2-9. The s ta r t ing  mater ia l  i s  n-type s i l i c o n  ( A ) .  The e n t i r e  
Oxide Coating 
( A )  
Starting Material N-Type 
(B) 
Oxide Removed For 
Ease Mffusion 
I I 
BOron Diffusion (C) 
Base Mffusion and Oxide 
Formation During Ease 
Mffusion 
( D )  
Oxide Removed For 
Rnltter Mffusion 
(E) 
M t t e r  Mffusion and 
Oxide Formation 
(F)  
Oxide  Removed For 
Fmitter and Ease Contacts 
A 1  
(GI 
Aluminum Deposition 
and Alloying 
FIBURE 2-9 
FABRICATION STEPS 
surface of the n-type silicon wafer 
receives a thermally grown oxide layer. 
A window i s  chemically opened through 
the oxide layer (B).  A p-type diffiusion 
i s  then performed to construct the base 
region of t he   t r ans i s to r  ( C ) .  The 
wafer with the window i s  placed in a 
diffusion furnace, with an impurity 
such as boron, for a few hours a t  about 
1300°C. The junction formed i n  ( C )  i s  
formed under the original oxide layer 
and never sees the ambient environment 
of the diffusion furnace.  A new oxide 
l aye r  i s  formed during the diffusion. 
A window i s  now opened through the 
new oxide  layer ( D ) .  Th i s  window i s  
much smaller than the previous window 
used for  the base diffusion.  The n- 
type emit ter  diffusion i s  carr ied out  
i n   t h e  same manner as the base diffusion 
except that now an n-type dopant such 
as phosphorous is used (E). During the 
diffusion, the oxide layer i s  regrown 
across  the window. 
Through precis ion masking techniques 
very small windows a re  opened i n  both 
t h e  base and emit ter  regions (F) .  These 
windows are about 0.001 i n c h  i n  width 
for many t r ans i s to r s .  Aluminum i s  then 
deposi ted into these windows and alloyed 
t o  form the  ohmic contacts t o  the tran- 
s i s t o r  ( G ) .  The lead wires may  now be 
attached. The collector  connection i s  
frequent ly  made by soldering the sub- 
s t ra te   d i rec t ly   to   the   header .  It 
should be noted that  the p-n junctions 
(throughout the fabrication process 
and on the f inished device)  have always 
been  beneath  the  oxide  layer. The 
oxide layer protects or passivates the 
p-n junctions from outs ide effects  
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that  can-cause degradation of the device. 
Thus, i n  add i t ion  to  fu rn i sh ing  the  masking during diffusion, the planar 
oxide layer or coating is a lso  a means of protect ing or passivat ing the p-n 
junction. Planar devices are used in bulk-type semiconductor microcircuits 
ins tead  of mesa devices. A s  was  hown in  F igu re  2-7, the p-n junctions on 
mesa-type devices  are  exposed. 
2.1.5 Oxide Masking 
The opening of windows i n  the sil icon dioxide layer forms a s tenc i l - l ike  
structure through which d i f fus ion  and alloying can be car r ied  out. This s t e n c i l -  
l i ke  structure or oxide mask is made by the following process (usually referred 
t o  as the planar process):  
The clean s i l icon wafer  is placed i n  a furnace, where the oxide layer 
is grown. 
The oxide layer is coated with a photosensi t ive acid-resis tant  film 
such as Kodak KPR. 
The KPR film is s t a b i l i z e d  with infrared l i g h t   f o r   a b o u t   t h i r t y  
minut e s . 
A pos i t ive  (the a reas  where d i f fus ions  a re  desired are  black areas  on 
a transparent film) of the configuration desired is placed over the 
wafer with t h e  KPR film. 
Ult rav io le t  l i gh t  is used t o   i l l u m i n a t e   t h e  KPR f i l m  through the 
positive. Areas of the  KPR film exposed t o  the u l t r a v i o l e t  l i g h t  a r e  
hardened and are made impervious to  ac id  e tches ;  a reas  not  exposed 
are removed by developing. 
The KPR i s  developed so that it i s  removed where not exposed. The 
r e s u l t  is an  ac id- res i s tan t  film s t e n c i l .  
The wafer i s  then  p laced  in  hydrof luor ic  ac id ,  which removes the 
s i l icon  d ioxide  where there  is no KPR film. 
A window is thus opened through the oxide, forming a mask f o r  diffusion 
and alloying. 
2.1.6 Precision  Evaporation 
The extreme thinness of the diffused layer  created obstacles ,  which required 
a search  for  new methods t o  make a l loyed   e l ec t r i ca l   con tac t s   t o  the layer without 
puncturing or otherwise destroying it. Another problem required a so lu t ion  jus t  
as urgently as that of t h e  t h i n  base layer. For high-frequency performance these 
alloyed regions have t o  be as close together as possible -- without  e lec t r ica l ly  
shorting. This  problem was solved by a vacuum-evaporation technique. The evaporation 
I 
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technique allows the control led deposi t ion of  t h i n  layers of materials.  It is 
a l s o  a method for deposit ing highly reactive materials,  such as aluminum, 
that  a r e  d i f f i c u l t  t o  work with i n  a i r .  F u r t h e r ,  it allows greater cleanliness 
i n  technique and hence gives a more intimate contact between the layer  and the  
surface upon which it has been cooled. In addition, the fact t h a t  the evaporation 
beams t r ave l  i n  s t r a igh t  l i nes  pe rmi t s  t he  use  of precisely dimensioned masks t o  
create similarly precise evaporated patterns.  An alloying operation follows the 
evaporation of the gold antimony or aluminum contact.  
2.1.7 Epi tax ia l  Techniques 
Epitaxy i s  a means of growing a very thin ( 3 - 2 5 ~ ) ,  uniformerly doped mono- 
crystal l ine region on a relatively low-resist ivity semiconductor substrate.  The 
epitaxial process involves the decomposition of SiC14 with hydrogen a t  approxi- 
mately 12OOOC; t h e  s i l i c o n  t h a t  is  freed is  deposited on the  bas ic  s i l i con  sub- 
s t r a t e .  The deposit ion i s  per fec t ly  or ien ted ;  the  resu l t  i s  a layer  of mono- 
c r y s t a l l i n e  s i l i c o n  with a uniform doping l e v e l  a t  a l l  d e p t h s .  Subsequent 
diffusions are  more predictable because of t h i s  uniform  doping. The combination 
of planar diffusion techniques with ep i tax ia l  s t ruc tures  g ives  improved t r a n s i s t o r  
charac te r i s t ics .  A t ~ i c a l  p lanar -ep i tax ia l  t rans is tor  i s  shown in Figure 2-10. 
Evaporation and Alloying - , Bas e Contacts, 
t er Contact \ 
/f"""b//,//f- 
........... .......... ........... ........ ........... ....... 
E 
I I B j  I 
I N+ S t a r t i n g  Material I 
El Pass iva ted   Sur face  
FIGURE 2-10 
PLANAR-EXPITAXIAL TRANSISTOR 
A s  Figure 2-10 implies,  there are 
several advantages of incorporating an 
ep i t ax ia l  l aye r  on the  co l lec tor  sub- 
s t r a t e .  The ep i tax ia l   l ayer   has  
comparat ively higher  res is t ivi ty  than 
the  s ta r t ing  mater ia l ,  so  that  base-  
collector junction capacitance IS low. 
The series-collector bulk resistance 
remains low s ince  the  ep i tax ia l  l ayer  
i s  t h i n  and the substrate  is heavily 
doped.  Thus the  saturat ion  res is tance 
i s  low, which permits higher current 
f low for  a given dissipation, and 
shorter collector-saturation t ime. 
Also, the collector-base breakdown i s  
high because of the high r e s i s t i v i t y  of the  ep i tax ia l  l ayer .  
I n  one process, a mixture of  hydrogen and s i l icon te t rachlor ide f lows through 
a quartz  tube into the reac t ion  zone  of the furnace. The flow path may be v e r t i c a l  
o r  horizontal.  Consider  the  horizontal  case, shown i n  Figure 2-11. Energy i s  
de l ive red  to  the reac t ion  zone by external  r-f c o i l s  that couple t o  a graphite 
"susceptor". The wafers l i e  on top of a quartz sleeve, which encases the susceptor, 
and they are  thus protected from possible contamination by impurit ies from the 
graphite.  
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In  the  ove ra l l  r eac t ion  tha t  
proceeds i n   t h e   v i c i n i t y  of the heated 
s i l icon wafers ,  hydrogen reduces silicon 
t e t r a c h l o r i d e  t o  form pure s i l i c o n  and 
hydrogen chloride  gas.   Sil icon  evolved 
i n   t h e   r e a c t i o n  i s  deposited on the 
sil icon wafer ana has a strong tendency 
t o  continue the crys ta l lographic  pa t te rn  
embodied i n  t h e  wafer. T h i s  continuation 
of s t ruc ture  is "epitaxy". l h i l e  this 
p ic ture  of the process i s  imperfect 
with r e s p e c t   t o   d e t a i l e d  mechanisms, 
it i s  reasonable t o  assume that t o  L"" ...... . -._ _,- ' ..^  _. 
FIGURE 2-11 main ta in   t he   c rys t a lpa t e rn  a s i l i c o n  
REACTION ZONE OF EPITAXIAL FURNACE atom on the growing surface must be 
given suff ic ient  t ime t o  migrate t o  
the proper  crystal lographic  s i te  or to  leave  the  sur face  before  it i s  trapped by 
other  atoms i n  a wrong posit ion.  This  qua l i t a t ive  p i c tu re  i s  supported by the 
observation that disordered growth occurs if the growth rate i s  pushed above a 
cer ta in  value at a given temperature. Raising the temperature raises the to le rab le  
growth rate. Since the rate of the deposit ion process can be controlled, and since 
it can be stopped a t  any time by shut t ing off the reactants ,  the thickness of the  
ep i tax ia l  l ayer  can  be cbntrol led t o  within a few tenths of a micron. 
It i s  also .possible  to  adjust  impuri ty  doping precisely.  Again, a number of 
methods can be used. An impurity compound can be mixed i n  a small  quantity with 
the s i l icon  te t rachlor ide ;  this mixture can then be reduced i n  the reac t ion  zone, 
and the impurity atoms will be included i n  the resul tant  crystal .  Al ternat ively,  
separate vessels can be provided for the main s i l icon  te t rachlor ide  supply ,  for  a 
p-doped supply, and fo r  an  n-doped supply, giving separate n and p ports ,  as 
suggested i n  Figure 2-11. A s  i n  t h e  main supply, a car r ie r  gas  can  be sent through 
the doped vessels.  Also, diffusion can be employed as the del ivery mechanism. 
I n  the l a t t e r ,  it i s  possible  to  control  vapor  pressure by adjusting temperature. 
S t i l l  another approach employs gaseous impurity compounds d i l u t e d   i n  a carrier 
gas. 
2.1.8 I s o l a t i o n  
The i s o l a t i o n  between components on a monolithic substrate i s  usually 
accomplished by reverse-biased p-n junctions. Associated with the p-n j.unction 
are capacitance and  normal leakage currents. Therefore, complete isolation i s  
not accomplished, and the  e f f ec t  i s  less-than-optimum performance. 
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CAPACITANCE AN0 LEAKAGiE IN 
P-N JUNCTION ISOLATION 
A s  ind ica ted  in  F igure  2-12, there  
i s  capacitive coupling between the 
co l lec tors  of the two t r ans i s to r s  
because of the capacitance associated 
with the  junctions.  A t  normal  doping 
levels,  the value i s  about 0.1 pf/sq m i l  
a t  0.5 vo l t s  of reverse  bias.   In 
addition, the leakage current i s  a 
funct ion of temperature and may be 
appreciable  at  high  temperatures. It 
would be bes t  to  i so la te  the  devices  
from each other by a d i e l e c t r i c  and 
obta in  i so la t ion  more closely related 
t o  d i s c r e t e  components. A number of 
techniques have been developed t o  
accomplish this.  Some manufacturers 
are also developing methods f o r  growing s ingle-crys ta l  s i l i con  on an insulat ing 
substrate .  
A number of monolithic isolation techniques" are currently in use.  One of 
t he  ea r l i e s t**  to  be developed i s  i l l u s t r a t e d  i n  F i g u r e  2-13. The s t a r t i n g  
mater ia l  i s  an n-type sil icon substrate with a heavily doped ep i tax ia l  l ayer ,  
a s  shown i n  ( A ) .  
Grooves a re  e tched  in  the  subs t ra te  accord ing  t o  some predetermined layout. 
These grooves a re  severa l  mils deep. An oxide i s  e i t h e r  grown or vapor-deposited 
over  the ent i re  surface of the substrate .  This  oxide i s  Si02 and will perform 
the  i so la t ion  func t ion  (B). Po lycrys ta l l ine  s i l i con  i s  epi taxial ly  deposi ted 
over the oxide ( C ) .  The s ingle-crystal  substrate  i s  lapped t o  a point where 
s ingle-crystal  is lands are  isolated from one another by the oxide and imbedded i n  
polycrys ta l l ine  s i l i con  ( D )  . The sole purpose of the polycrystall ine si l icon i s  
t o  hold the s ingle-crystal  is lands together .  These islands can now be doped  and 
the devices fabricated.  
One d i f f i c u l t y  with t h i s  technique i s  the degree of cont ro l  requi red  in  the  
lapping operation. The thickness of the  n region i s  important i n  device fabri-  
cation, and the necessary lapping tolerance i s  i n  t h e  o r d e r  of 1 t o  2 microns. 
A number of techniques have been proposed f o r  overcoming t h i s  d i f f i c u l t y t .  
Cne is i l l u s t r a t e d  i n  F i g u r e  2-14. I n  t h i s  method a highly doped, uniform 
s i n g l e - c r y s t a l  s u b s t r a t e ,  a s  i l l u s t r a t e d  i n  ( A ) , i s  processed in  exac t ly  the  same 
*J. W. Lathrop, "The Sta tus  of Monolithic and Thin Film Circuits", Electronic 
Industr ies ,  June  1965, p. 38. 
**D. MclJilliams, C. Fa, G.  Larchian,  and 0. Maxwell, "A Ne;! Die lec t r ic  I so la t ion  
Technique for High-Quality Silicon Integrated Circuits, Journal Electrochemical 
Society, V O ~ .  111,  No. 7 .  p. 1 5 3 C ,  1964. 
Vacuum Society, (New York, 1963). 
t N. Schwartz, "Reactive Sputtering", Tenth National Vacuum Symposium, American 
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FIGURE 2-14 
DIELECTRIC  ISOLATION (31 
vray  as i n  Figure 2-13 t o   y i e l d   i s o l a t e d   i s l a n d s  of low-resis t ivi ty  mater ia l  (B). 
By use of a Si02 f i l m  fo r  s e l ec t ive  masking, regions within these is lands can 
be vapor-etched ( C )  and  lower r e s i s t i v i t y  s i l i c o n  r e d e p o s i t e d ,  a s  i n  (D).  The 
cr i t ical  distance i s  now control led by the  e t ch  and deposit processes of e p i t a x i a l  
deposition, which are superior to mechanical lapping. 
Another method" i s  shown i n  Figure 2-15. The c r i t i c a l  d i s t a n c e  is controlled 
during the ini t ia l  s t e p  of epi taxial ly  deposi t ing an n-f i lm on an n+ substrate ,  
COURTESY OF ELECTRONIC INDUSTRIES 
/ C r i t i c a l  N Layer,, 
Single-Crystal  Sil icon 
tched Grooves 
Substrate ,  N- Type (1 Ann 
-Insulating Si@ Layer - 
Epitaxial  Poly Si l icon "Handle" 
N 
Removed After r Substrate  D position 
- 4 P ~f )wn 
Epitax$al Poly S$licon 
'Insulating sio2 Layer Substrate 
FIGURE 2-15 
DIELECTRIC  ISOLATION 121 
* G. L. Schnable and A.F. MEKelvey, "A Technique for Preparing Oxide-Isolated Sil icon 
Wafers for  Microcircui ts  , Electron Devices Meeting, Washington, D.C., (October 1964). 
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a s  shown i n  ( A ) .  Next , an  insu la t ing  Si02 layer  i s  deposited over the n-layer, 
and polycrystall ine material  over this. The only purpose of t h i s  polycrystal l ine 
layer  is t o  s e rve  as a handle during operations and al low the substrate  to  be 
th inned  to  a few mils, a s  shown i n  (B), without breakage. Grooves are then etched 
in  th i s  t h inned  s ing le -c rys t a l  ma te r i a l ,  c r ea t ing  mesas over which an oxide can 
be grown a s  i n  ( C ) .  F ina l ly ,  an  ep i tax ia l  po lycrys ta l l ine  subs t ra te  is deposited 
over th in  oxide  and the handle material  removed to  leave  i so la ted  reg ions  with 
a common f l a t  sur face ,  as  shown i n  (D) .  
The processes of Figures 2-14 and 2-15 minimize the  lapping  cont ro l  for  
d i e l e c t r i c  i s o l a t i o n ,  b u t  a t  the expense of  additional processing. The p-type, 
as well as n-type, material can be processed, and both types of is lands can be 
formed on the  same s l i c e .  
The r e s u l t  of these methods i s  isolated is lands of  semiconduct.or material  
i n t o  which impurit ies can be d i f f u s e d  t o  form ac t ive  and passive components. 
A c i rcui t  fabr icat ion procedure* combining oxide i s o l a t i o n  with other 
techniques -- which include local ized epi taxial  growth, localized etching and 
backfi l l ing,  and localized gold doping -- i s  described below. The process steps 
a r e   i l l u s t r a t e d   i n  Figure 2-16. 
An epi taxial  substrate  wafer  i s  prepared by conventional processing 
techniques with an n+ layer  on one surface. The s t a r t i n g  r e s i s t i v i t y  
i s  chosen t o  be tha t  requi red  for  one or  more of the f in i shed  c i r cu i t  
elements. 
Depressions are etched into the back of t h i s  wafer i n  l o c a t i o n s  
corresponding t o  r e g i o n s  where the required conductivity type and 
impurity density will be d i f f e r e n t  from those of the region selected 
i n  (1). 
Each depression i s  f i l l e d  with e p i t a x i a l  s i l i c o n  that has the impurity 
density and type required for additional devices.  
Grooves a re  e tched  in to  the s i l i c o n  around each of the desired regions 
from the back s ide of the wafer. 
I n  a two-step process, metal and oxide layers are deposited. 
Polycrys ta l l ine  s i l i con  i s  then grown over  the ent i re  back side of the 
wafer t o  a thickness approximating that of the original wafer.  
The top surface of the wafer i s  then lapped or etched down t o  expose 
each of the desired isolated regions.  
The wafer i s  then processed conventionally to form each o f  the desired 
device s . 
*C.G. Thornton, "The i p p l i c a t i o n  of New Metallurigcal Technique t o  S i l i c o n  
Integrated  Circui ts  , National Electronics Conference, (Chicago , 1964). 
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FIGURE 2-16 
FLOW CHART FOR OPTIMIZED MICROCIRCUIT PROCESS 
Before f inal  metal izat ion,  gold i s  deposited through openings i n  the oxide 
in  those  r eg ions  where it i s  desired to  reduce l i fe t ime.  A short  heat treatment 
(approximately 1000°C f o r  15 minutes) i s  su f f i c i en t  t o  d i s t r ibu te  the  go ld  
throughout the desired regions. 
The capacitance associated with oxide isolation is  i n  the range of 0.02 pf 
per square m i l  per micron of oxide thickness. Thus a 5-micron-thick oxide reduces 
the capacitance coupling by a f a c t o r  of 25 below that of p-n junctions that have 
a s l igh t  reverse  bias. 
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2.1.9  Specifying the Ci rcu i t  
The desigr. engineer can follow one of two approaches in  microe lec t ronic  c i r -  
cu i t  des ign .  In  one approach he will keep current  wl t h  and be experienced i n  t h e  
s t a t e  of t h e  a r t  of monoli thic-circui t  fabr icat ion.  He will then be i n  a pos i t ion  
to  g ive  the circui t  manufacturer  detai led specif icat ions on a l l  ccmponents 
r equ i r ed  in  his c i r c u i t .  The other approach i s  t o  provide the manufacturer w i t h  
complete "black box" t e rmina l  spec i f i ca t ions  to  which the final c i r c u i t  must be 
manufactured and guaranteed. 
Basic to  bo th  of these approaches i s  an understanding of the limits or 
boundary condi t ions that  put  constraints  on the  c i rcu i t  des ign .  One such  con- 
s t ra in t  involves  the fabr ica t ion  technology i t se l f .  What types of devices can 
be fabr ica ted  on the  same substrate? Table 2-1 i s  a monolithic compatibil i ty 
cha r t  t h a t  i l lustrates  the possible  combinat ions of devices on a s ingle  chip.  
It should be understood t h a t  t h e  more complicated the circuit the more cos t ly  
it will be t o  f a b r i c a t e .  
Devices 
Signal  NPN 
Signal PNP 
MOS - 
FE!T 
Junction 
FET 
Power 
Trans is tor  
Signal 
Diodes 
Y - Yes 
N - No 
T 
D - Dif f i cu l t  
- 
Y 
Y 
Y 
N 
Y 
- 
& 
PNP 
Y 
- 
Y 
Y 
N 
Y 
- 
TABLE 2-1 
MONOLITHIC COMPATI BlLlTY CHART 
MOS - 
FET 
Y 
Y 
- 
Y 
N 
Y 
T 
Junction 
FET 
power 
Trans is tor  
Matched 
Pairs* 
Signal 
Diodes 
*Useful matching is achievable  for  most devices; 
close matching of gain i s  d i f f i c u l t  with any of 
the devices. 
Comple- 
mentary 
Microc i rcu i t s  a re  fabr ica ted  in  a var ie ty  of ways. Monolithic,  hybrid, 
t h i n  f i l m ,  and th ick  f i l m  a r e  some of the approaches. Generally, only monolithic 
s i l i con  in t eg ra t ed  c i r cu i t s  and some va r i a t ion  o r  hybrid of the monolithic form 
are considered here. The shee t  res i s tance  of monol i th ic  c i rcu i t s  i s  l imi t ed  to  
t h a t  associated wi th  the base and emit ter  diffusions.  T h i s  i s  necessary from a 
fabricat ion s tandpoint .  The passive components a re  formed a t  the same time  the 
t r a n s i s t o r  base or emi t te r  i s  fabricated.  
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The hfbrid o f f e r s  a wider vari'ation i n  sheet  res is tance than i s  possible 
with diffusion only.  Thin-f i lm resis tors  are  avai lable  for use with monolithic 
c i r c u i t s  i n  a wide range of sheet  res is tances .  Diffused resis tors  above 300-400 
ohms per square are not recommended for close tolerances,  because of the change 
i n  value with the temperature associated with lead-bonding operations. Ranges 
of r e s i s to r  va lues  a re  g iven  in  Tab le  2-6 a t  the end of this chapter. 
Capacitors are either si l icon-oxide (nonpolar with r e l a t i v e l y  high Q at 
high frequencies) for bypass and high-frequence tuning or junction type (low Q 
due t o  e f f e c t i v e  series res i s tance  of the top contact)  for  bypass  and voltage 
tun ing .  Typica l  charac te r i s t ics  a re  g iven  in  Table 2-7 a t  the  end of this 
chapter. 
The y i e l d  and, therefore ,  the cost  of a c i r c u i t  i s  more dependent on the  
a rea  the  c i r cu i t  r equ i r e s  t han  on the number of components. I n  this respect 
it is wise t o  keep the c i r c u i t  a r e a  t o  a m i n i m u m  consis tent  with other require- 
ments, such as component value and power requirements. 
Area e f f ic iency  is a key f a c t o r  with regard to capacitance.  Large capaci tors  
(500 t o  10,000 p f )  become progressively more expensive because of the area 
requirement.  Values above 10,000 pf  are  not  pract ical .  
Though s ta te-of- the-ar t  monoli thic  t ransis tors  impose ce r t a in  cons t r a in t s ,  
geometry nevertheless can be varled,  and many combinations of t r a n s i s t o r  charac- 
t e r i s t i c s  a re  poss ib l e .  Typ ica l  cha rac t e r i s t i c s  of monoli thic  t ransis tors  are  
given i n  Table 2-2. 
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TABLE 2-2 
MONOLITHIC TRANSISTOR CHARACTERISTICS 
Charac ter i s t ics  
BvCBO 
BVCEO 
m~~~ 
?FE/IC 
fT (MHz) 
%E/IC 
Collector-Base C (p f )  a t  6~ 
Emitter-Base C (p f )  at 6~ 
Collector-Substrate C ( p f )  
a t  6V 
RCS (ohms 1 
Emitter Dimensions In  Mils 
l x l -1 /2 I 3x3 I 2x10 2x20 
I I I 
4 35 Volts c 
4 15 Volts & 
7 V o l t s  c 
40/lmA 
60/10m~ 
220 
7 
5 
10.5 
120 
40/2.5mA 
50/5OmA 
" 
10 
10 
10 
35 
Another c o n s t r a i n t . i s  imposed upon the designer by the  f ac t  t h a t  the 
inductance function 8 s  sueh is not available in the monolithic technology. If 
inductance i s  required, i t  is  necessary to synthesize or design around it.* 
2.1.10 Linear  Amplifier  Checklist** 
The nine-point checklist given below i s  a handy guide for developing a con- 
vent iona l  se t  of performance specifications for a f ina l  i n t eg ra t ed  c i r cu i t .  
(1) Es tab l i sh  c i r cu i t  spec i f i ca t ions  ( spec i fy  black-box functions,  
establish environmental conditionst and restrictions imposed on the 
design) .  A black-box spec i f ica t ion  i s  i l l u s t r a t e d  i n  Table 2-3. 
It provides  the  guide  for  fabr ica t ing  the  c i rcu i t .  The more complete 
and r e a l i s t i c  the specif icat ion,  the s impler  i t  is  to begin fabrication. 
For the design engineer who i s  no t  go ing  to  f ab r i ca t e  the  c i r cu i t ,  t h i s  
spec i f ica t ion  is  a l l  that i s  required providing he has not violated the 
cons t ra in ts  imposed by the technology. 
* V. Uzunoglu, "Six Possible Routes to Noninductive Tuned Circuitry",  Electronics,  
(15 November 1965), p .  114. 
** D.C.  Bailey, "Converting Amplifiers to Integrated Circui t  Format", E, 
(February 1964), p .  70. 
t D. C .  Bailey, "Black-Boxing Your Linear Integrated Circuit",  Electronic Design, 
(22 June 196&), p .  74. 
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Environmental 
Operating-temperature range 
Storage-temperature range 
Bain Specif icat ions 
Frequency 
Source impedance 
Load impedance 
Power supply tolerance 
Open loop o r  ga in  se t t ing  
Voltage gain, Vo/Vin 
Transconductance,AIo/AVin 
Current Gain, Io/In 
Transresistance,AVin/AIo 
Gain s t a b i l i t y  ( g a i n  v s  temperature) 
Gain l inear i ty  (ga in  vs  s igna l  leve l )  
Bandwidth 
Source impedance 
Load impedance 
Power supply tolerance 
3, 6, or 0 db points  
Open or closed loop ( i f  closed loop, 
Frequency response 
Gain-bandwidth product 
what gain)  
ft 
Cutoff frequencies 
Gain  margin 
Phase margin 
Slope of gain vs. frequency 
cha rac t e r i s t i c s  
S t a b i l i t y  
Temperature  range - 
Input-output conditions (capacitances 
Expected l i f e  
Maximum equivalent input drift 
D-c s t a b i l i t y  
A -c s t a b i l i t y  
Phase margin with maximum feedback 
Maximum output capacitance 
and res i s tances)  
(Voltage  and/or  current ) 
TABLE 2-3 
BLACK-BOX  CHECKLIST 
COURTESY OF ELECTRONIC  DESIGN 
t 
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Noise 
Frequency and bandwidth 
Source Resistance 
Noise f igure  (or equivalent input 
noise voltage) 
Maximum Output (dc ) 
Power supply voltage 
Load impedance 
Minimum l inear  output  vol tage 
Minimum l inear  output  current  
Maximum output impedance 
Input (dc ) 
Minimum input impedance 
Dif fe ren t ia l  mode 
Common mode 
Maximum  common-mode voltage 
Minimum common-mode r e j e c t i o n   r a t i o  
(specify frequency and common-mode 
voltage swing) 
Dynamic  Range (ac)  
Power supply voltage 
Load impedance 
Source impedance 
Maximum input before clipping 
Minimum unclipped output 
Dynamic range of input signal 
Minimum power output 
Power Supply 
Output voltages 
Tolerances 
Ripple and noise 
Impedance vs. frequency 
Output power 
Package 
Form fac to r  (TO-5, f la tpack)  
Environmental requirements 
Salt spray 
Leakage 
Linear acceleration 
Shock 
Dis t r ibu t ion  
FIGURE 2-17 
OlSTRlBUTlON OF RESISTOR RATIOS ON A 
MONOLITHIC STRUCTURE 
[SHEET RESISTANCE: 2 0 0  Wsq.1 
(OIIRTESI OF kEE C IRC'UIT DESIGN 
1.30 
- 1.15 u 
cu In 
0 - 1.0 
-? 
n 
E 
; 0.85 
0.70 
-55 -25 0 35 65 95 125 
Teqperature, Degrees Centigrade 
FIGURE 2-1 8 
PERCENTAGE CHANGE OF RESISTANCE WITH 
TEMPERATURE FOR DIFFUSED RESISTORS 
WITH THREE VALUES OF SHEET RESISTANCE 
COURTESY OF EEE CIRCUIT DESIGN 
1.02 
1 .oo 
0.98 
1 
Temperature,  Degrees  Centigrade 
FIBURE 2-19 
TRACKING ERROR OF OIFFUSEO-RESISTOR RATIO 
FOR THREE DFFERENT SHEET RESISTANCES 
(3 SEPARATE TAPPED CHIPS] 
Synthesize circui t  configurat ions 
within the boundaries fixed by 
integrated-circuit  technology. 
The active devices t h a t  can be 
used  are found i n  Table 2-1. If 
inductance i s  required,  a method 
must be determined t o  r e a l i z e  t h i s  
function. Wil an all-monolithic 
form be used o r  will h y b r i d  techrlj- 
ques be required to give optimum 
performance? 
Establish an analysis  method t h a t  
u t i l i z e s  measurable quantities 
i n  the f ina l  i n t eg ra t ed  c i r cu i t .  
Perform d-c ana lys i s  of t h e  c i r c u i t .  
After the circuit has been syn- 
thes ized , i t  must be analyzed from 
the standpoint of  d-c s t a b i l i t y .  
Much of this can be done by 
s t a t i s t i c a l  methods, since the 
data  on integrated-circuit  elements 
are genera l ly  ava i lab le  in  tha t  
form. The  component values and 
the i r  to , le rances  must be specified.  
Figures 2-17, 2-18, and 2-19 are  
usefu l  for d-c analysis .   Resis tor  
tolerances are normally wide  and 
expensive to  con t ro l  or ad jus t  t o  
close  values. However, res is tance 
r a t io s  a re  eas i ly  con t ro l l ed  and, 
i f  proper design i s  used, are 
f requent ly  more important than the 
absolute values.  
In t eg ra t ed  c i r cu i t s  have d is t r ibu ted  
parameters and paras i t ics  assoc ia ted  
with them. If possible ,   these 
characterist ics should be employed 
as useful circuit  elements.  
Breadboard the  c i rcu i t ,  us ing  
d i sc re t e  components. The c i r c u i t  
performance i s  compared with the 
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black-box specifications for performance. If the  required  performance 
levels  are  not  achieved,  the circui t  can be modified o r  a different 
circuit approach can be synthesized. In some cases it may be necessary 
to  repeat  these s teps  several  t imes to  achieve the desired resul ts .  
(6)  Draw a mask layout and compute the p a r a s i t i c s .  These include resis tance 
and capaci tance interconnect ion parasi t ics ,  isolat ion parasi t ics ,  and 
substrate  res is tance.  The calculated parasi t ic  e lements  are  inser ted 
in to  the  or ig ina l  breadboard  in  the form of discrete-equivalent lumped 
r e s i s t o r s  and capacitors.  Again c i r c u i t  performance i s  measured  and 
compared with blackbox specifications. 
(7) Breadboard the c i r cu i t  w i th  in t eg ra t ed  components. Compare the  r e su l t s  
with the black-box specifications.  A t  t h i s  point it should be possible 
t o  determine i f  the specif icat ions can be met with t h i s  p a r t i c u l a r  
design, although modifications may still  be necessary before optimum 
r e s u l t s  are achieved. 
(8) Submit mask drawing f o r  mask preparation. Include pin connections, 
lands, and spacing. 
(9)  Fabricate  sample c i r c u i t s  and determine i f  they meet the required 
black-box specifications. Now the design can be optimized for the 
black-box specifications. Sometimes it becomes necessary t o  go through 
several  process runs t o  achieve the desired d i s t r i b u t i o n  of e l e c t r i c a l  
p rope r t i e s  t ha t  best meet the or iginal  specif icat ions.  
2.1.11 Armlications 
Circui t  analysis  plays a major ro le  in  the  des ign  approach  out l ined  above. 
The app l i ca t ions  to  follow use two techniques that have been found satisfactory. 
For d-c amplifiers a technique developed by Middlebrook* is used, and f o r  Ngh- 
frequency circui ts  a method proposed by LinvilL** (which character izes  the 
i n t e g r a t e d   c i r c u i t   a s  a black box with admittance parameters) i s  used. 
Optimum analysis techniques have y e t  t o  be developed. The small-signal 
"nonlinear model" i s  more accurate a t  high frequencies because the two-pole alpha 
is included. Below a megacycle, capaci t ive parasi t ics  can usual ly  be neglected 
since small-geometry t r a n s i s t o r s  will be used and since the pass ive  paras i t ics  
present a negl igible  impedance a t  these frequencies.  Resistive parasitics such 
* R.D. Middlebrook, Different ia l  Amplif iers ,  (New York, 1963). 
** J.G. L i n v i l l  and J.F. Gibbons, Transis tors  and Active Circuits, (New York, 
1961). 
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as the  series  collector  resistance  cannot  be  neglected.  At low frequencies, 
series  collector  resistance  can  be  lumped  into  the  normal  T-equivalent or  small- 
signal  nonlinear  model. 
2.1.11.1 D-C  Amplifiers 
An  ideal  d-c  amplifier  would  have  zero  output  with  zero  input;  provide 
constant  gain  regardless of time,  temperature,  and  input-level  variations;  provide 
an  output  that  is  a  magnified  replica of the  input;  and  have  an  infinite  band- 
width. To approach  the  ideal  the  following  are  needed: lovr noise  figure, lovr 
equivalent-input  offset  voltage  and  drift,  good  linearity  and  dynamic  range,  gain 
stability  with  variations in temperature,  and  wide  bandwidth. 
Little  information  is  available on integrated-circuit-type  transistors,  but 
indications  are  that  noise  figures  are  slightly  greater  than  those of discrete 
types  made  by  the  diffusion  process.  With  temperature  variations,  the  noise 
figure  becomes  masked  by  internal  d-c  drift of the  transistor. 
Silicon  diffused  transistors  exhibit  a  temperature  coefficient of base-to- 
emitter  voltage of about 2.3 mV/"C. In a  single-transistor  (unilateral)  input 
stage,  this  coefficient  is  multiplied  by  the  entire  amplifier  gain;  thus  to  use 
such an amplifier for d-c  amplification,  temperature  would  have  to  be  held  constant, 
o r  it  would  be  necessary  to  calibrate  the  amplifier  with  temperature.  A  better 
circuit  configuration is the  differential  amplifier  (Figure 2-20). Through 
canceling of the  drift  of  one  transistor  with  an  equal  and  opposite  drift of 
another,  d-c  drift  can  be  reduced  by  several  orders f magnitude. 
COURTESY OF EEE CIRCUIT  DESIGN A differential amplifier used as an 
vcc input  stage f o r  a  d-c amplifier  helps 
- reduce  d-c  d ift. For a  unil teral  d-c 
amplifier,  the  performance of the  dis- 
Crete  version  and  that of the  integrated 
version  are  both  subject  to  the  d-c 
D- C 
O Output 
D-C drift  problem. 
Input O + 
1 
2.1.11.2 A-C  Amplifiers 
A well-known  limitation of present 
integrated-circuit  technology  is  its 
inability  to  produce  inductors or  large 
capacitors.  Thus  direct  coupling  should 
be  used  where  possible.  The  following 
ground  rules  are  recommended: 
FIGURE 2-20 
DIFFERENTIAL AMPLIFIER 
(1) Use  a  differential  input  stage. 
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( 2 )  Design for as much d-c gain as can be to le ra ted  with the specified 
amount of d r i f t   i n   t h e  first s tage.  
(3) If gain i s  insuf f ic ien t ,  add a second d-c amplifier stage,  using an 
external coupling capacitor. 
(4) Use overa l l  feedback  for  ga in  s tab i l i ty .  
(5) Obtain high impedance (FET's will provide th i s  i f  it cannot be achieved 
otherwise) to permit the use of smaller coupling capacitors. 
Figure 2-21 i l l u s t r a t e s  the appl icat ion of these pr inciples .  The differen-  
t i a l  amplifier permits a gain of about 100 w i t h   s u f f i c i e n t l y  low d r i f t   t o  main- 
t a i n  a reasonable dynamic range. With the FET stage, a l a rge  ex te rna l  r e s i s to r  
is  needed, but the small capacitor required can be integrated.  
High a-c gain and good d-c s t a b i l i t y  a r e  o b t a i n e d  i n  t h e  c i r c u i t  of 
Figure 2-22. Here a large amount of d-c feedback provides d-c s t a b i l i t y ,  and a 
small amount of a-c feedback  resu l t s  in  h igh  a-c gain. The amount of a-c feed- 
back i s  controlled by external capaci tor  C 1  
gain i s  maximized). 
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Capacitor 
Small +V 
Capacitor , I 
-J"L 
and r e s i s t o r  R1 ( i f  R1 i s  zero, a-c 
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FIGURE 2-22 
HIGH A-C GAIN, 0-C STABLE CIRCUIT 
2.1.11.3 Signal-Processing  Circuits 
A major goal i n  the servo-control f i e ld  is  the elimination of transformers. 
The integrated choppers, demodulators, and quadra ture  re jec t ion  c i rcu i t s  i l lus -  
t r a t e d   i n  this section should be examined with that i n  mind. 
The two major  f ac to r s  i n  the design of choppers are offset  current  and 
voltage, and d r i f t .  (Offset  causes an output in the absence of an input, and 
d r i f t  produces a change i n  output with time and temperature. ) The inver te r  
transistor connectiori  reduces both offset  and d r i f t .  
Figure 2-23 shows how even  lower o f f s e t s  can be achieved. Here the d r i f t  
is determined by tracking of the t ransis tor  character is t ics  with temperature  and 
COURTESY OF EEE CIRCUIT DESIGN time, and by the difference in junction 
e temperature between the two u n i t s .  Can- 
c e l l a t i o n  of o f f s e t  i s  achieved by equal 
and opposi te  offset  of another device. 
The integrated version has an obvious 
advantage over the discrete version since 
the  t r ans i s to r s  will be matched and 
out  
FIGURE 2-23 
BASIC CHOPPER CIRCUIT 
operating with small d i f f e rences  in  
temperature. 
Offsets and drifts of standard inte- 
g ra t ed  c i r cu i t  pa i r s  (F igu re  2-24) i n  the inverted chopper connection average 
50 WV o f f s e t  and 1 pV/"C d r i f t .  Figure 2-24(a) shows two t rans is tors  d i f fused  
i n t o  a single die;  and Figure 2-24(b) shows two emitters d i f fused  in to  a s ingle  
collector-base junction area, which provide even t ighter control of d r i f t  and off- 
set. Double-emitter devices have  been repor ted  to  have offsets  under  20 pV and 
drifts less than 0.2 wV/"C. 
Transis tor  Transis tor  
1 2 
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P P I 
( a )  ( b  1 
FIGURE 2-24 
STANDARD CHOPPER CONFIGURATIONS 
2.1.11.4  Demodulators 
Although demodulators vary widely in configuration, only diode-quad types 
are discussed here.  
In  d i s c r e t e  diode-quad bilateral switches, the usual procedure i s  t o  s e l e c t  
diodes i n  quads o r  pa i r s  t o  ach ieve  low of fse t s .  Offse ts  from 10 mV down t o  1 mV 
(with successively poorer  yields)  are  typical .  In  integrated circui ts ,  two diodes 
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can be diffused s ide by s i d e  i n t o  the same s i l i con  subs t r a t e .  An n-on-p diffused 
pa i r  can  be connected to a p-on-n p a i r  to form a bridge (Figure 2-25). The p-on-n 
EXC EXC 
COURTESY OF EEE CIRCUIT DESIGN 
In out I n  
b 
EXC 
out  
b 
EXC 
FIGURE 2-25 
DIODE-QUAD SWITCH CONSTRUCTION 
pai r  should  match and t rack,  as shoulc! the n-on-p pair .  Figure 2-26 shows a 
diode quad i n  a demodulator. Quadrature rejection is  accomplished by control l ing 
the conduction angle. The d-c output is  the average value of the in-phase sine 
wave. A t  that time the quadrature signal i s  passing  through  zero. The output 
will be zero for quadrature signals and nearly equal to the peak magnitude f o r  
in-phase (0') s igna ls  A para l le led  R and C is  used t o  achieve a peak-conducting 
c i r c u i t .  
neference 
406 Hz 
Input 
400 Hz 
, b o  
A tr an 
t h i s  version, 
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A-C 
Fl6URE 2-26 
DIODE-QUAD DEMODULATOR AND EQUIVALENT CIRCUIT 
ormerless version of the demodulator is shown in  F igu re  2-27. In  
the i so la t ion  proper ty  of the transformer i s  approached by use of 
the high output-impedance of the  common-base connection. When Q1 and Q are  cu t  
off, the impedance i s  e s s e n t i a l l y  i n f i n i t e .  When Q1 and Q2 conduct, the dr ive 
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nodes of the-bridge are connected to.the current generators with the output 
impedance of Q1 and Q2 across them (it is  above 500 KQ a t  low f requencies) .  
+12v 
P 
eDrive 
O0 
FIGURE 2-27 
TRANSFORMERLESS VERSION OF DEMODULATOR SHOWN IN FIGURE 2 -26  
The demodulator functions of the transformer and t ransformerless  c i rcui ts  
are e s s e n t i a l l y  the same. In  the transformerless version, the bridge  conducts 
f o r  30 t o  50 degrees about the peaks of the cycle, causing C1 t o  charge up t o  t h e  
average  value of the peaks of the  input  signal  through R When the   d r ive   c i rcu i t  
cu ts  o f f ,  C1 holds the charge until the next half cycle.  The output is  a bipolar  
d-c voltage, corresponding to the zero and 180-degree input  s igna ls .  Another 
transformerless demodulator i s  shovrn in  F igu re  2-28. 
5' 
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Drive 
00 
1 
-12v 
-6v Input bo or /180" 
Fl6URE 2 -28  
TRANSFORMERLESS IlUADRATURE REJECTION DEMODULATOR 
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output 
90" 
2.1.11.5 Communication Circui ts  
R-f and i-f amplif iers ,  mixers ,  osci l la tors ,  and mul t ip l ie rs  with good 
performances over a wide range of frequencies can be designed and f ab r i ca t ed  in  
integrated-circui t  form. Monolithic integrated circuits can of ten  match the  
performance of discrete versions up to about 10 MHz. Above this, p a r a s i t i c s  
begin to play a s ign i f i can t  ro l e .  
For monolithic r-f c i r c u i t s ,  i t  i s  recommended t h a t  impedances be kept low 
or  tha t  r e s i s t i ve  i so l a t ion  t echn iques  be used. V h f  and uhf c i r cu i t s  a r e  no t  
ye t  prac t ica l  in  monol i th ic  form. A t  these frequencies i t  i s  of ten  des i rab le  to  
separate the individual circuit  elements on a high-frequency dielectric (e .g. ,  
ceramic) ,  as  in  hybrid circui ts .  
COURTESY OF EEE  CIRCUIT DESIGN 
Again, i t  i s  desirable  to  e l iminate  
chokes  and transformers.  Figure 2-29 
shows an overtone crystal  osci l la tor  with-  
out inductors.  It can provide a frequency 
s t a b i l i t y   b e t t e r   t h a n  O.OO5$ from 0°C t o  
50°C. Natura l ly ,   the   c rys ta l  is not 
included in  this monolithic integrated 
c i r c u i t .  
2.1.11.6 Dig i ta l   Ci rcu i t s  
While design of d i g i t a l  c i r c u i t s  i s  simi- 
l a r  t o  t h a t  of analog circui ts ,  there  are  
d i f fe rences  in  the  par t icu lars  of the  
design. Some of the more important  digi ta l  
c h a r a c t e r i s t i c   a r e  as follows: 
(1) fan-in, ( 2 )  fan-out, (3)  noise immunity - - 
FIGURE 2-29 (4)  propagation  delay, and (5)  best log ic  
OVERTONE CRYSTAL OSCILLATOR type   for  a par t icu lar   appl ica t ion .  Design 
f a c t o r s  t h a t  must be considered before 
determining the desired diffusion prof i les  
and mask layout  'nclude  the  following: (1) r e l i a b i l i t y ,  ( 2 )  fan-out, (3 )  tempera- 
ture range, (4)  switching speed, ( 5 )  noise immunity, (6)  power diss ipat ion,  and 
(7)  production yield. Often a design that  is  best  f o r  one parameter acts to 
degrade another; for example, high switching speeds are not compatible with 
large fan-out and low power. 
2-27 
I n  p repa r ing  the  spec i f i ca t ions  fo r  t he  c i r cu i t  i t  i s  necessary to determine 
the following: 
(1) The type of t rans is tor  requi red ,  which inc ludes  se t t ing  the  d i f fus ion  
p r o f i l e s  and determining the geometrical layout 
(2)  The center  values of t he  r e s i s to r  
(3)  The tolerance on t r a n s i s t o r  and resis tor  parameters  
To determine these values it i s  necessary to state the basic black-box 
object ives  of t h e  d i g i t a l  c i r c u i t .  
The following example* will s e r v e  t o  i l l u s t r a t e  some of the important 
des ign  cons idera t ions  for  d ig i ta l  c i rcu i t s .  The e l e c t r i c a l  e q u i v a l e n t  c i r c u i t  f o r  
t h i s  example i s  i l l u s t r a t e d  i n  F i g u r e  2-30. It i s  a three-input,  modified 
direct-coupled t ransis tor- logic  (DCTL NOR ga t e ) .  Logic 0 i s  approximately +0.2V, 
and log ic  1, +0.8v. A pu l se  a t  i npu t s  1, 3, or 5, or any  combination  of them, 
will drive one or more of t he  t r ans i s to r s  i n to  sa tu ra t ion  and produce a 0 a t  
output pin 7. 
T %" 
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vou t 
Fl6URE 2-30 
MODIFIED DCTL NOR GATE 
External Black-Box Parameters 
Fan-in = 3  
Fm-out 1 5  
Power Dissipation < 15mw 
Operating Voltage = 3 v  
Noise Immunity - > 0.3V 
M a x i m u m  Supply  Voltage < - 1ov 
Propagation  Delay 25  nsec 
Operating  Temperature Range -55 t o  +l25C 
- 
In t e rna l  "Device" Parameters 
Load Resistance RL 
Base Resistance RB 
Saturation Resistance 
Current Gain hFE 
hFE Peak a t  IC 
Frequency Cutoff f T  
Saturation Voltage Vm 
Saturation Voltage VcE 
Base Sheet Resistance Ps 
= 600 ohms 
= 400 ohms 
= 40 ohms 
> 20 
= 5mA 
= 500 MHZ 
= 0.m 
< 0.25V 
= 100 ohm/sq 
*L. B. Valdes, "Case History:  Integrat ing a NOR Circuit ' :  Electronic Design, 
2 March 1964. 
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The noise-immunity object ive requires  that  when a t r a n s i s t o r  is  locked i n  
saturat ion,  a 0.3-V s igna l  superimposed on the output voltage will no t  t u rn  on 
the  t rans is tor  in  the  next  c i rcu i t  sys tem (assuming that one NOR gate  dr ives  
another).  Ideally,  the integrated circui t  should be designed with VcE sat as 
lovr as possible .  
A minimum value of load resis tance,  RL, can be obtained from the  power- 
dissipation requirements; 15 mW at 3 V gives a maximum current  consumption of 
5 w. 
Thus 
RL min = 3.' - vce sat ~ 530 ohms 
0 -005 
(2-10 ) 
I f  d i f fus ion  con t ro l  limits the load resis tance to +- 155, the center value of 
RL is  s e t  at 620 ohms. An upper value is approximately 720 ohms. 
This ca lcu la t ion  a l so  ind ica t e s  that i n  a typical case a t r a n s i s t o r   i n  
sa tura t ion  i s  at 1, = 5 mA. For maximum fan-out it would be d e s i r a b l e  t o  have 
t h e  t r a n s i s t o r  i n  s a t u r a t i o n  with the base current  IB as small as possible. Thus 
a t r ans i s to r  w i th  a large value of hFE i s  wanted.. The curve of hFE vs. 1, should 
also peak at IC = 5 mA. From switching-speed considerations (maximum propagation 
delay of 25 nsec) it is  a l s o  known that  a fast t r a n s i s t o r  will be needed, one 
with an f T  of at l e a s t  500 MHz. 
Choosing the proper value of % i s  somewhat  more complicated. If % i s  small, 
t he  t r ans i s to r s  will draw too much base current from the previous stage. This  
not only limits the fan-out of each gate, but may lead to "current-hogging", which 
can be i l l u s t r a t e d  with the  a id  of Figure 2-31. Current available from Gate A is  
l imited to a maximum value given as: 
(2-  11) 
This  gate  dr ives  f ive others ,  which have s l ight ly  different  input  character-  
i s t i c s .  Gate B1 has the lowest VBE sat of the  group, and B5 has the highest. 
Thus it  may happen t h a t  Gates B1 through B4 draw so much IB t h a t   v i r t u a l l y   a l l  
the  avai lable  current  i s  directed into these four  gates  and there  is  not enough 
l e f t  to tu rn  on Gate B5; the first four  gates  have "hogged" the avai lable  current .  
Most s i l i c o n   t r a n s i s t o r s   a r e   i n   s a t u r a t i o n   a t  Ic/IB = 10 or IB = 0.5 mA. 
A t  t h i s  point,  VBE sat CI 0.7 v, and it is  evident that too much ser ies  vol tage 
drop cannot be  added across %. If this ser ies  vol tage drop i s  a r b i t r a r i l y  
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FIGURE 2-31 
REPRESENTATION OF A NOR GATE DRIVING 
FIVE LOADS (GATES B1 TO 8 5 )  
chosen as 0.2 V, t he  r e su l t  i s  
R~ = 400 ohms. Figure 2-32 i l l u s t r a t e s  
what happens i f  two t rans is tors  a re  para l -  
le led,  one with Vm sat = 0.7 V and the 
o ther  with Vm sat = 0.8 V. The input 
cur ren t  i s  only 0.25 mA t o  t h e  second 
t rans is tor ,  bu t  it remains i n  s a t u r a t i o n  
as long as hFE i s  greater  than 20. 
The ac tua l  se lec t ion  of RB = 400 ohms 
was m a d e  a f t e r  a worst-case analysis of 
t he  c i r cu i t .  It i s  obviously  not  suffi-  
c i e n t  to consider the various requirements 
independently. It i s  necessary  to  examine 
what happens when a l l  component p a r t s  of 
t he  in t eg ra t ed  c i r cu i t  a r e  a t  t h e i r  worst 
possible values, and to  consider  the vari-  
a t ion  of these parameters wi th  temperature. 
In  addi t ion ,  the  t rans ien t  charac te r i s t ics  
of the device must be examined, together 
wi th  a l l  t he  pa ras i t i c  terms t h a t  a re  an 
in t eg ra l  part of every  in tegra ted  c i rcu i t .  
The des i r ed  e l ec t r i ca l  cha rac t e r i s t i c s  
can be s a t i s f i e d  with a t r ans i s to r  having 
the geometrical layout of Figure 2-33. 
This unit   has a base width of 0.8 and 
enough gold doping t o  produce a storage 
time of 20 nsec. It has been designed t o  minimize transverse voltage drop in the 
col lector  region and obtain a sa tura t ion  res i s tance  of less  than 40 ohms. 
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FIGURE 2-32 
EFFECT OF DIFFERENT VBE  VALUES 
sat 
ON NOR-GATE CIRCUITS DRIVEN IN PARALLEL 
FIGURE 2-33 
TOP VIEW OF EMITTER AND BASE REGION OF 
TRANSISTOR USED IN AN  INTEGRATED CIRCUIT 
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A heavily doped n+ region has been diffused around three-fourths of the  
base region, reducing the possibil i ty of channeling.. 
The load  r e s i s to r  RL and input  base  res i s tors  % a r e  produced by use of the 
same p-type diffusions as for the base of t he  t r ans i s to r .  A s  explained ear l ier ,  
their  values  are  adjusted by con t ro l l i ng  the  r a t io  of length a t o  width VI of 
t he  r e s i s to r  pa t t e rn  and using the equation 
a 
s u r  
R = f  (2-12) 
where the  shee t  r e s i s t i v i ty ,  ps , i s  about 100 ohms/square. 
The f a c t  t h a t  t h e  r e s i s t o r s  a r e  a t  a more pos i t i ve  po ten t i a l  i n  t he  c i r cu i t  
than  the  t rans is tors  requi res  that they be placed in  sepa ra t e ly  i so l a t ed  n-type 
regions.  Figure 2-34 i s  a cross-section of the  c i rcu i t ,  showing  one t r a n s i s t o r  
and one r e s i s t o r .  
n n 
P 
FIGURE 2-34 
CROSS-SECTIONAL VIEW OF AN INTEGRATED CIRCUIT 
SHOWING ONLY ONE TRANSISTOR AND THE LOAD RESISTOR 
The measured charac te r i s t ics  of two devices constructed from the foregoing 
information are given in Table 2-4. Two sa tura t ion  vol tage  tes t s  were performed: 
one with 0.825 V appl ied to  the input  , and a second with 1.5 V. The output 
voltage, Vo ( fo r  t he  l i gh t  s a tu ra t ion  cond i t ion ) ,  i l l u s t r a t e s  t he  ab i l i t y  of the  
t r a n s i s t o r  t o  t u r n  on a t  a prescr ibed  s igna l  leve l .  
The hard-saturation voltage condition provides a measure of the 
a b i l i t y  of t he  c i r cu i t  t o  hand le  a large input  s ignal .  It is  also used to  
ascer ta in  tha t  there  a re  no parasi t ic  e lements  l imit ing the operat ing of the 
device. For example, there  may be a p a r a s i t i c  clamping  diode  between the input 
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terminal and the substrate ,  which would tend t o  l i f t  the output voltage as the 
input voltage i s  increased. 
The output  current  is  measured wi th  0.55 V applied t o  a l l  th ree  t r ans i s to r s .  
This is a worst-case  condition. It should be noted t h a t  i f  one of the  t ransis-  
tors turns  on too soon (a t  Vm = 0.55), the current through RL will be diver ted 
through such a t r ans i s to r  r a the r  t han  go through the output terminal and i n t o  
the next  c i rcui t .  Ear ly  turn-on of  a t r a n s i s t o r  i s  a lso characterized by the 
value of ICEX. 
The fan-out of the NOR gate  i s  t h e o r e t i c a l l y  t h e  r a t i o  of the minimum output 
current divided by the m a x i m u m  input  base current  -- i n  t h i s  case, 2. 
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TABLE 2-4 
MEASURED PARAMETER VALUES FOR NOR CIRCUIT 
Base Input Current IB 
(0.825 V appl ied  to  input )  
2.9 (output at 0.825 V) 
250 (1.5 V applied t o  input )  
300 (0.825 V applied t o  input )  
370 
Output Voltage Vo 
Saturation Voltage VB 
Output Current Io 
Threshold Current ICEX 
(input  at 0.55 V, 
output a t  1 V) 
1 200 
P A  m a x  
mV m a x  
mV m a x  
m A  min 
PA m a x  
9b.37  = 8. 
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Figure 2-35 shows the output voltage 
I I I I I I I  vs input voltage of a typ ica l  ga te .  These 
- 
- 
curves can be used to determine the noise 
immunity of the gate .  Take the  highest 
temperature (+125C curve), or worst-case, 
- condition. The gate  turns  on a t  approxi- I/ -25 oc , +25 O C  - mately Vm = 0.55 V. I f  VCE,,~ <0.25V, 
- 
- 
the required 0.3-V noise immunity i s  
achieved at m a x i m u m  operating temperature. v 
.u 1.2 - 
a 
4a - The temperature variations of some of 2 0.8 - - 
- 
the  other  s ignif icant  gate  parameters  are  
i l l u s t r a t e d  i n  F i g u r e s  2-36 through 2-38. 
0.4 L S k d  The propagation delay i s  def ined in  the 
test c i r c u i t  i l l u s t r a t e d  i n  F i g u r e  2-39; 
0 0.2 0.4 0.6  0.8 1.0 1.2 1.4 i t  i s  the  average of the  turn-off  time 
Input (Volts ) tl and the  turn-on  time t 2 .  Both of these 
FIGURE 2-35 a re  measured a t  the 50% point   i   thenput  
OUTPUT  VOLTAGE VS  INPUT VOLTAGE waveform A and the output waveform B. 
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FIGURE 2 -36  
EFFECT OF TEMPERATURE 
ON THE LOAD RESISTANCE Ri 
FIGURE 2-37 
EFFECT OF TEMPERATURE ON 
THE CURRENT GAIN OF AN 
INTEGRATED-CIRCUIT TRAHSISTOR 
O '  -40 ' d ' - i o  ' A0 ' i d 0  
Temperature ("C) 
FIGURE 2 - 3 8  
SWITCHING TIMES t, AND t2 AND 
PROPAGATION DELAY t 
P 
FIGURE 2-39 
CIRCUIT USED FOR THE MEASUREMENT OF 
PROPAGATION DELAY t 
P 
! 
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2.2 MOS FIELD-EFFECT DEVICES 
The metal-oxide-semiconductor (MOS) f i e ld -e f f ec t  t r ans i s to r  (FET) uses an 
e lec t r ic  f ie ld  appl ied  through an insulated gate electrode to modulate the 
conductance of a channel layer in the semiconductor under the gate electrode. 
The channel consists of a l i g h t l y  doped region contained between two highly doped 
regions  called  the  "source" and "drain".  The conductuance of the  channel i s  
dependent upon the  in tens i ty  of t h e  f i e l d  and hence the voltage applied to the 
gate  e lectrode.  Most MOS t r a n s i s t o r s  now ava i lab le  a re  fabr ica ted  on a s i l i c o n  
subs t ra te .  The insulating  oxide i s  sil icon-dioxide.  (Some r e s u l t s  of using 
s i l icon-n i t r ide  as  the  insu la tor  have been published. ) The MOS has high input 
res i s tance  ohms), and a t  high  frequencies  the  input impedance becomes 
highly  capacit ive.   Unlike  the  junction  transistor,  which is  a current-controlled 
device, the MOS i s  voltage- or charge-controlled. 
There  are two basic  types of MOS devices: enhancement  and depletion. Each 
of these types can be fabr ica ted  so tha t  e i the r  e l ec t rons  or holes are the major- 
i t y  ca r r i e r s .  Thus fou r  d i s t inc t  t ypes  of MOS t r a n s i s t o r s  e x i s t .  These a re  
l i s t e d  i n  Table 2-7, with associated bias-voltage requirements. 
TABLE 2-5 
CHARACTERISTICS OF FOUR BASIC TYPES OF MOS DEVICES 
Incremental 
Gate-to-Source NgzA- Gate-to-Source 
Voltage 
MOS Type Voltage t o  Symbol 
Cutoff  Increase 
Conduction 
Voltage t o  to-source 
N-Channel 
Depletion 
Negative Negative Positive 
4 6 ss Depletion P-Channel 
Pos i t ive  Pos i t ive  Zero G 4 @ ss Enhancement 
Posi t ive Pos i t ive  Negative 
4 6 ss 
N-Channel 
P-Channel 
Enhancement Negative Negative 
Normal 
Subs t ra te  
to-Source 
Voltage 
Zero o r  
Negative 
Zero or 
Negative 
Zero or 
Posi t ive  
Zero o r  
Posi t ive 
G - Gate S - Source D - Drain SS - Substrate  
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2.2.1 N-Channel Enhancement MOS . 
The ma jo r i ty  ca r r i e r s  are electrons in  the n-channel  enhancement t r a m i s t o r .  
A posi t ive vol tage (with respect  to  the source)  appl ied at  the gate  induces a 
pos i t ive  poten t ia l  in  the  oxide  a t  the  oxide-semiconductor  sur face .  This  in  turn  
a t t r ac t s  e l ec t rons  to the semiconductor surface, and these  car r ie rs  form the  
t ransrs tor ' s  induced channel .  An enhancement-type t r a n s i s t o r  s t r u c t u r e  i s  shown 
in Figure 2-40. 
At zero gate voltage there i s  only 
Source  Gat   Drain a very small current  flow ( =  10-9 amps) 
between source and drain.  Since there i s  
no gate  vol tage,  there  are no f r e e  c a r r i e r s  
i n  the  space  between the  two N+ regions.  
The current  that  does flow i s  that of the 
reverse-biased junction formed by the 
P-type substrate and the  N+ drain region.  
P-Type Substrate  When a posi t ive vol tage i s  applied t o  
the gate  e lectrode,  minori ty  carr iers  
FIGURE 2r40 (e lec t rons)  are a t t r a c t e d  from the P-region 
N-CHANNEL ENHANCEMENT MOS 
to the surface to form the  channel. The 
surface has an excess of holes (empty 
va lence  s ta tes )  s ince  it i s  or ig ina l ly  
P-type,  and as  the  e lec t rons  a re  drawn 
to the surface of the P-region underneath the oxide, these empty s t a t e s  are f i l l e d .  
Therefore, a gate voltage i s  reached at which there  are j u s t  enough electrons to 
f i l l  the empty valence states. At t h i s  value of gate voltage the channel is  i n t r i n -  
s ic .  For  fur ther  increases  in  ga te  vol tage  the channel becomes N-type. When t h i s  
happens, the surface i s  raferred to as "inverted." Figure 2-41 is  an i l l u s t r a t i o n  
l O ' I I ( I I ' I I I  
of the  dra in  cur ren t  as a function of 
dra in  vol tage  for  an  enhancement f i e l d -  
e f f e c t  t r a n s i s t o r .  Because of the nature 
of surface s ta tes ,  surfaces  change e a s i l y  
from P-type to N-type, which makes it 
q u i t e  d i f f i c u l t  to f a b r i c a t e  the enhance- 
ment FET; they have a tendency to become 
depletion-type  devices. The surface 
- r e s i s t i v i t y  must be kept low to   p reven t  
*+l the channel from forming when there is  no - 
gate  bias. 
'd 2.2.2 P-Channel Enhancement MOS 
0 10 20 
FIGURE 2-41 
The P-channel enhancement MOS u t i l i z e s  
DRAIN CURRENT VS  DRAIN VOLTAGE holes as the ma jo r i ty   ca r r i e r s .  The sub- 
Vertical:  1mA per division strate is  N-type, and the  induced  channel 
Horizontal: 2V per division 
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i s  P-type. The dra in  and source regions are P+, and the drain-to-source voltage 
i s  negative. The channel i s  induced by appl icat ion of a negative gate-to-source 
b i a s .  The drain current  as  a funct ion of dra in  and gate voltage i s  s imi l a r  t o  
t h a t  shown in Figure 2-41 except that a l l  t he  vo l t ages  a re  r eve r sed .  
The metalized gate electrode shown in  F igure  2-40 covers the entire channel 
region. It i s  cha rac t e r i s t i c  of the enhancement-type t r ans i s to r  t ha t  t he  ga t e  
electrode overlaps both source and dra in  N+ regions. This i s  necessary t o  prevent 
a high resistance from appearing in  ser ies  wi th  the  source  and drain,  s ince no 
c a r r i e r s  would be a t t r ac t ed  in to  tha t  pa r t  of the channel not included in the gate 
e l e c t r i c   f i e l d .  
This  geometry,  however, r e s u l t s  i n  a large capacitance from ga te  to  dra in  
and gate  to  source.  The exact value depends on the degree of overlap and the 
thickness of the oxide. The thicker the oxide the smaller the capacitance value; 
yet ,  for sensi t ivi ty ,  the oxide must be th in  enough t o  provide high gate  f ie lds  for  
reasonably small gate voltages. To meet these opposite demands, the  oxide i s  
usual ly  made thin over the channel and thick over  the N+ regions (P+ regions for 
P-channel devices), as shown i n  Figure 2-42. Also i l l u s t r a t e d  i s  the  e f fec t  of 
gate voltage on c a r r i e r s  for both P- and N-types. 
Source (+) Gate  Drain  Source ( - )  Gate  Drain 
( A )  N-Channel (B) P-Channel 
FIGURE 2-42 
OXIDE THICKNESS AND CHARGE ON ENHANCEMENT MOS TRANSISTOR 
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Source  Gate Drain current   as a funct ion of drain  vol tage 
i s  i l l u s t r a t e d  i n  F i g u r e  2-44 f o r  a n  
N-channel depletion MOS t r a n s i s t o r .  
This device operates for negative 
as  wel l  as  posi t ive bias  on the gate .  It 
i s  unique i n  i t s  appl icat ions and can be 
considered as  operat ing ei ther  in  the 
depletion mode or i n  t h e  enhancement mode. 
.............. ............. 
P-Type Substrate  
FIGURE 2 - 4 3  
Operat ion in  the deplet ion mode 
requires  a negative gate-to-source bias. 
DEPLETION-TYPE MOS As the   gate   bias  i s  made  more negative, 
the channel i s  depleted of e lectrons 
because of t h e  e l e c t r i c  f i e l d  i n d u c e d  i n  
the  oxide. The f i e l d  a t  t h e  oxide- 
semiconductor  interface i s  p o y d  I 
repe ls  the electrons from the  surface.  
The r e s u l t  i s  a decrease in  cu r ren t  a s  
a r e s u l t  of the decreasing conductance 
of the channel. 
2.2.4 P-Channel Depletion MOS 
10 1 ' 1 1 4 ' 1 1 1  a 
- - 
- 
The geometry for the  P-channel i s  
-2 the same as   t ha t  of the N-channel deple- 
-3 t i o n  MOS. The major i ty   car r ie rs ,  how- 
0 10 20 ever,  are  holes. This  device  has a l l  
'd the   charac t r i s t ics  of the N-channel 
FIGURE 2 - 4 4  except   tha t   a l l vo l tagesar   reversed .  
DRAIN CURRENT VS  DRAIN VOLTAGE The channel i s  not  as  highly doped 
Vertical:  2mA  per  division as   the  drain and source  egions. Because 
Horizontal:  5V  per  div sion of t he   r e l a t ive ly   h igh   f r ee -ca r r i e r  con- 
centrat ion in  the channel ,  i t  i s  not 
necessary that  the gate  e lectrode overlap 
the drain.  T h i s  i s  referred  to  as  "gate  off-Set".  A smal l  se r ies  res i s tance  will 
be induced in  the  channe l  a t  t he  d ra in  when t h e  t r a n s i s t o r  is  operated in  the 
enhancement mode.  The only  e f fec t  t h i s  has on device operation i s  to  increase 
the drain vol tage at  which current  saturat ion occurs .  The gate electrode does 
overlap the source. If it  d id  not ,  the ser ies  res is tance associated with the 
source would introduce degenerative feedback, which would have de le te r ious  e f fec ts  
on device gain. The gate  off-set  s ignif icant ly  reduces the gate- to-drain feed-  
back capacitance. 
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The  two basic MOS s t r u c t u r e s  a r e  i l l u s t r a t e d  i n  F i g u r e  2-45.  These basic 
s t ruc tu res  were first proposed by D. Hahng and M. M.  Atalla." 
S G D  
I - S A  
COURTESY OF IEEE TRANS ON ELECTRONIC DEVICES 
Drain 
6EOMETRY OF N-CHANNEL MOS TRANSISTORS (a] TOP VIEW 
(b] CROSS-SECTIONAL  VIEW IC) THE  LINEAR  STRUCTURE 
The N+ regions of the  s t ruc ture  shown in  F igure  2-45 are obtained by high- 
temperature diffusion of phosphorus impurity into the P-type silicon substrate 
by the use of oxide masking techniques.** The N+ region used as the source can 
be in t e rna l ly  connected t o  t h e  P-type substrate when the source electrode is fab- 
r ica ted .  If i t  i s  not, the device is  a four-terminal device, with the substrate 
ac t ing  as the fourth terminal .  The other  N+ region i s  the  dra in  and is  usually 
employed as the output terminal. The source acts as the common terminal for the 
input  and output. 
*U.S. Patent'  No. 3102230, "Electrical Field Controlled Semiconductor Devices", 
f i l e d  31 May i960 and issued on 2711August 1963 to D. Hahng;  and U. S . Patent 
No. 3056888, Semiconductor  Triode , f i l e d  17 August  1960 and issued on 
2 October 1962 t o  M .  M. Atalla. Some of the materials covered in these two 
patents  were presented at the IRE-AIEE Sol id  S ta te  Device Research Cong., 
Pit tsburgh, Pa . ,  June 1?60 by these authors in "Silicon-Silicon Dioxide Field 
Induced Surface Devices . 
**For a comprehensive review of t he  s i l i con  p1anar;technology developments see 
G. E. Moore, "Semiconductor Integrated Circuits,  Chapter 5 of Pr inc i  les 
of Microelectronic Engineering, E .  Keonjian, Ed. , (New York, l g e  
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The input  le@, ca l led  the  gate, is  evaporated over the oxide.  In  this 
pa r t i cu la r  s t ruc tu re  the  ox ide  is  s i l icon  d ioxide .  However, work i s  cur ren t ly  
being done with s i l i c o n  n i t r i d e  as the insulator .  The Si02 layer is  a deter-  
mining factor  of device  charac te r i s t ics  and s t a b i l i t y .  
The oxide insulator can be grovm thermally a t  high temperature or anodically 
0 
at  room temperature. Oxide thickness of the order of 1000 A i s  generally used. 
Thick oxide reduces the transconductance, gain, and speed of the device  for  a 
given d-c operating point;  and very thin oxide makes the reproducibi l i fy  of the  
device  d i f f icu l t .*  The metal gate  e lectrode and the metal e lec t rodes  tha t  form 
the  ohmic contac ts  to  the  source  and drain regions are  made by evaporation and 
photore'sist techniques. Metals such as aluminum, s i l v e r ,  and gold are used. 
The l i n e a r  s t r u c t u r e  i l l u s t r a t e d  i n  F i g u r e  2-4% i s  well sui ted for  integrated-  
c i r c u i t  work. It i s  easy to  interconnect  the devices, and there  is a na tura l  
i s o l a t i o n  between devices on the same substrate .  
2.2.5 Drain  Current 
The equat ion  for  dra in  cur ren t  i s  derived by Sah* as 
where 
= drain current 
VG = gate-to-source  voltage 
= drain-to-source voltage 
VT = the turn-on voltage i f  it is posit ive or turn-off voltage 
i f  it is negative 
Co = the  total  capaci tance of the oxide layer under the ga te  
L = the channel length as indicated in Figure 2-4% 
= average surface mobility of e l e c t r o n s  i n  the channel 
Equation 2-13 i s  based on a s implif ied model of the channel and i s  va l id  
only for gradual channels;  it ceases  to  be a good approximation in  the  reg ion  
of the channel where i t  i s  pinched off or nearly pinched off. 
* C.T. Sah, "Character is t ics  of the  Metal-Oxide-Semiconductor Transistors", 
IF33 Transact?-ons on Electron Devices, July 1964, pp. 324-345. 
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If VT in  equa t ion  2-26 i s  pos i t i ve  and VG is zero, the current w i l l  be 
negative.  This  cannot be t he  case  in  p rac t i ce .  What i s  indicated  here is  that 
VG must be la rger  than  VT i n  o r d e r  t o  have current flow in the channel; thus 
we are deal ing wi th  an enhancement t r ans i s to r .  Th i s  i s  eas i ly  seen  in  F igure  2-46, 
which i l l u s t r a t e s  t h e  t r a n s f e r  c h a r a c t e r i s t i c  of an enhancement MOS t r ans i s to r .  
FIGURE 2-46 
TRANSFER CHARACTERISTIC OF 
ENHANCEMENT MOS TRANSISTOR 
FIGURE 2-47 
TRANSFER CHARACTERISTIC FOR 
DEPLETION MOS TRANSISTOR 
From Figure 2-46 it can be seen 
that current does not f low until  some 
value of gate voltage (VT) is  applied 
between gate  and source. This  i s  the 
voltage required to invert  the channel 
discussed in Section  2.2.1.  Current w i l l  
not  f low in the channel  unt i l  the  gate  
voltage exceeds the transistor turn-on 
voltage.  The determining  factor  in  the 
magnitude of VT i s  the oxide thickness. 
For thin oxides, VT is  lower than for 
thicker oxides.  
If VT i s  negative, Equation 1 indi-  
ca tes  a current  a t  zero gate voltage.  
This i s  the case for the depletion-type 
t r ans i s to r s .  The t r ans fe r   cha rac t e r i s t i c  
f o r  an N-channel dep le t ion  t r ans i s to r  i s  
i l l u s t r a t ed  in  F igu re  2-47. 
Note that f o r  VG = 0 in  F igure  2-47, 
there  is  subs tan t ia l   d ra in   cur ren t .   In  
th i s  case  VT is  the vol tage required to  
turn  off the drain current .  
2.2.6  Pinch-off 
Equation 2-26 ind ica tes  a l i nea r  
current-vol tage relat ionship for  the MOS. 
This is  t rue  only  in  the  ohmic region of 
the VD - cha rac t e r i s t i c .  A s  the   d ra in  
voltage i s  increased beyond some value 
(assuming constant V,), drain-current sat- 
urat ion  takes   place.  A t  th i s  po in t ,  the  
channel is pinched o f f .  This is the 
pentode region of the VD - % character-  
i s t i c .  
The gradual pinch-off of the channel 
of an N-type deplet ion MOS is  i l l u s t r a t e d  
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i n  F i g u r e  2-48. Assume that the ‘gate electrode is shorted to the source (VG = 0) .  
For zero applied drain voltage the channel i s  unconstricted, as i s  shown i n  
Figure 2-48a. As  the drain vol tage i s  increased from zero i n  a pos i t ive  d i rec-  
t ion,  current begins to flow in the channel.  This is  point  ( b )  on the curve of 
Figure 2-48e. 
ID 
( c )  ..........  ..... .................... 
(d l  
I” 
VD = VG - VT 
Ohmic Region Saturation Region 
-V 
G2 
-VG3 
vD 
F l 6 U R E  2-48 
P I N C H - O F F   F O R   D E P L E T I O N  MOS T R A N S I S T O R  
The applied voltage is  dropped across 
the channel, and t h e  e f f e c t  i s  to reverse- 
b ias  the  ga te  e lec t rode  re la t ive  to the 
channel.  Since the channel  resistance is  
dis t r ibuted,  the vol tage i s  d is t r ibu ted  
along the channel and the most negative 
area i s  t h a t  c l o s e s t  to the  drain.  The 
r e s u l t  is  an induced depletion region in 
the channel, with the greatest  deplet ion 
occurr ing closest  to  the drain,  as is 
indica ted  in  F igure  2-48b. 
A s  the drain vol tage is  increased to  
correspond t o  point (c) on the curve of 
Figure 2-48c, the depletion region i s  
fur ther   enlarged.  A t  point  ( d )  the  dra in  
voltage equals the pinch-off voltage, and 
drain-current   saturat ion  takes   place.  A t  
this point i t  i s  assumed that  the deplet ion 
region  extends  across  the  channel.  There 
is  only a s l igh t  increase  in  dra in  cur ren t  
for fur ther  increases  in  dra in  vol tage .  
From Figure 2-48e it  can be seen that 
the drain current  can be divided into two 
segments: t h a t  which appears i n  t h e  ohmic 
region and t h a t  which appears i n  t h e  s a t -  
uration  region. These regions  are  divided 
by the locus of points determined by 
VD = VG - VT 
For values of VG - VT < VD, Equation 
2-13 i s  va l id .  However, i n  the sa tura t ion  
region, where VG - VT L ITDJ this equation 
i s  no longer valid; the gradual-channel 
approximation fails .  This  condition  corne- 
sponds approximately to the condition of maximum drain current  from Equation 2-13 
and can be obtained from it as f ollovrs: 
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I f  we set 
(2-14 ) 
the pinch-off condition i s  
VD = VDS = VG - VT 
5. 
where VDs i s  the drain voltage at sa tura t ion .  
The drain current  at the pinch-off condition i s  given by 
- 
IDS = x( pn '0 vG - 'T) = - 2 
2L 
(2-16 ) 
If the  drain voltage is  fur ther  increased beyond the pinch-off voltage 
given by Equation 2-15, the pinch-off region lengthens into the channel. Most 
of the  addi t ional  vol tage appl ied to  the dra in  beyond the pinch-off voltage 
appears across the length of the pinch-off region and causes l i t t l e  i n c r e a s e  i n  
the  dra in  cur ren t .  
I n  the saturat ion region the channel i s  said t o  be pinched off. Yet a 
constant current is being  conducted from source  to  dra in .  In  this region space- 
charge-dominated currents* are generated i n  the drain area.  This type of current 
flow differs from ohmic current f low since the channel d r i f t  f i e ld  now controls 
t he  d i s t r ibu t ion  of mobile charge as well  as the charge velocity. It i s  analogous 
i n  this sense to space-charge current flow i n  conventional vacuum tubes, where the 
plate-to-cathode f i e ld  gradient determines the space charge. 
2.2.7  Determining V, 
A rapid experimental determination of the threshold voltage VT can be 
obtained from two terminal  character is t ics .  The gate  e lectrode is  connected 
d i r e c t l y   t o  the d r a i n   f o r  the enhancement-mode N-channel device,which has VT > 0 
and no built-in channel. For the depletion-mode N-channel device a ba t te ry  of 
VGG > IVT I (pos i t ive  side t i e d  t o  the dra in)  i s  used that has a s u f f i c i e n t l y  
high voltage to pinch off the built-in channel. 
*G.T. Wright, Proceedings of the IEEE, Vol. 51 (1963), p .  1642. 
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In  these connections, the device i s  i n  the saturat ion region s ince 
VD = VG + VGG > v ~ s  = VG - VT. Thus the two-terminal drain current can be 
obtained from Equation 2-16 by the use of Equation 2-15: 
(2-17) 
which shows tha t  the onset of the drain current  corresponds to  a drain vol tage 
of (VT + VGG). For devices of the  enhancement type, the turn-off voltage VT can 
be determined readily from a d isp lay  of t h i s  charac te r i s t ic  wi thout  the  use of 
a ga te  ba t te ry  s ince  VT > 0. For the depletion type, VT < 0; and a ga te  ba t te ry  
of VGG > lVTl must be used to determine .the turn-on voltage VT. T h i s  s l i g h t  
additional complication comes from t h e  f a c t  that an N-channel MOS t r a n s i s t o r ,  
which has a P-type substrate,  cannot be biased with a large negat ive drain vol t -  
age, since then the dra in  junc t ion  would be forward-biased and the large forward- 
dra in  junc t ion  cur ren t  would mask off the pinch-off point. 
2.2.8 Determining  the gd and % 
The lour-frequency values of gd, the drain conductance below saturation, can 
be determined from Equation 2-18. 
(2-18 ) 
Thus gd decreases  l inear ly  with drain voltage and becomes zero a t  saturat ion,  where 
VD = VDS = vc - 'T. 
The transconductance (g,) i s  
gm = (3) VD =
and i t s  maximum, which occurs a t  s a t u r a t i o n ,  is given by 
Since (VG - VT) = VDs i n  the saturation region, one can use Equation 2-16, subst i -  
tu te  in to  Equat ion  2-19, and rearrange such that 
(2-21) 
The, value of transconductance'in Equation 2-21 i s  also approximately the 
value of transductance when the device i s  operated beyond the saturat ion vol tage.  
(2- 20) 
2.2.9 Frequency  Limitations of an MOS Device 
The  upper  frequency  limit of an  MOS  device  depends  on 7, the  transit  time 
of a  carrier  from  source to drain.  The  transit  time  is  a  function f device 
channel  length (L), the  surface  mobility (p), and  the  applied  voltage  from  drain 
to source.. The  equation f o r  transit  time  is 
L2 T =  - 
KvDS 
(2-22) 
The intrinsic  gain-bandwidth  product f o r  the MOS is 
where  gm  is  the  device  transconductance  and  Cc  is  the  active  gate-to-channel 
capacitance  (in  saturation  Cc = 2/3 Co). The  gain-bandwidth  product  is  directly 
related to the  carrier  transit  time  as 
( 2-24 ) 
In actual  practice  the  upper  frequency  limit  may  be  substantially  lower 
than 1/2nr. For a  10-micron  channel,  the  upper  frequency  limit  will  be  several 
hundred  megacycles  per  second. 
2.2.10 Equivalent  Circuit of the  MOS 
An  equivalent  circuit  of  the MOS is illustrated  in  Figure 2-49." The 
equivalent  circuit  is  composed of six  resistors,  five  capacitors,  a  constant- 
(OLRTESI OF ELECTRONICS. LlcGRAW-HILL @ 1964 
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Gate  Drain 
"s Substrate Connection 
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FIGURE 2-49 
ERUIVALENT CIRCUIT FOR MOS F E t  
OPERATING IN THE PINCH-OFF REGION 
*D. M. Grisvrold , "Understanding 
1964), p. 66. 
current  source,  and two diodes. 
Resistance  rgs  represents  the 
leakage  from  gate  to  source,  and  rgd 
is  the  leakage  from  gate o drain. 
These  values  are  very  high,  typically 
about ohms. 
The  series  network  formed  by  Cc 
and rc is a  lumped  approximation of 
the  distributed  network  of  the  active 
channel.  The  capacitance  Cc  is  the 
sum of the  small  capacitors  distributed 
over  the  active  channel  area;  it  is 
expressed  as 
where Qc is  the  total  channel  charge. 
Cc is usually  a  function of the  applied 
and  Using  the  MOSF'ET",  Electronics,  (December 14, 
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gate  and  drain  voltage. In saturation,  this  simplifies  to 
cc = - 2 A  C 3 c ox (2-26 ) 
where A, is  the  gate  area  overlying  the  active  channel  and  Cox  is  the  oxide 
capacitance  per  unit  area.  Typically,  oxide  thickness To, = 1000 angstroms, so 
that Cox = Farads/Cm . 2 
The  capacitance  Cc  charges  and  discharges  through  the  channel  resistance rc. 
The  channel  resistance,  in  turn,  is  composed of innumerable  series  and  parallel 
resistors  between  the  source, or drain,  and  the  points  in  the  channel  where  the 
individual  channel-to-gate  capacitances  take  effect.  The  high-frequency  perform- 
ance of the MOS is  strongly  dependent  on  the  rc  Cc  time  constant. 
When  the MOS is  operated  in  the  saturation  region,  it  appears  as  a  constant 
current  source. For this  reason  the  active  portion f the  circuit  is  depicted 
as  a  constant  current  source  with  a  value of &ec. The low frequency  value of 
gm  can  be  obtained  from  the VD - ID characteristic  as 
- 
Resistance 'd in  parallel  with  the  current  generator,  gmec,  represents  the 
dynamic  output  resistance of the  transistor. It can  be  determined  by  the  slope 
of the  output  characteristics  as 
(2-28) 
In the  pinch-off  region, rd is  several  orders of magnitude  larger  than  any 
parasitic  resistances.  The  parasitic  resistances  appear  in  series  with  the 
source  and  at  the  drain. 
Resistances ri and r; represent  those  portions of the  source-to-drain 
channel  which  are  not  controlled  by  the  transistor's  gate.  These  parasitic 
resistances  are  mostly  caused  by  the  metal-to-semiconductor  contact of he source 
and  drain  regions.  However,  when  the  gate  electrode  is  offset  from  the  drain 
(depletion-mode  transistor),  that  portion f the  channel  resistance  not  under  the 
gate  electrode  is  included in r;. 
The  only  effect of r; is  to  shift  the  value of the  external  drain  voltage 
required  to  obtain  drain-current  saturation.  However, ri appears  as  a  common 
element  to  the  input  and  output  circuit  and  therefore  induces  degenerative  feed- 
back. It lowers  the  external  terminal  transconductance,  gm,  which  is  expressed  as 
where  gmo  is  the  internal  transconductance. To keep r; as  small  as  possible,  the 
gate  electrode  always  overlaps  the N+ source  contact. 
Capacitances  Cgdy  cds,  and  C  are  the  physical  case  and  interlead  capacitances gs 
between  gate  and  drain,  gate  and  source,  and  drain  and  source.  Capacitances  Cgd 
and  Cgs also include  any  capacitances  that are  not  dependent  on  voltage,  such  as 
that  contributed  by  the  physical  overlap of the  insulated  gate  over  the  source or 
drain. is  reduced  significantly  when  gate  off-set  is  used  for  depletion-mode 
devices.  Capacitance  Cds  includes  the  capacitances of Dl and D ~ .  
Cgd 
Capacitance  cid  represents  the  intrinsic  gate-to-drain  capacitance,  which 
decreases  as  the  channel  voltage  approaches  the  pinch-off  region..  This  capacitor 
is  quite  significant  since  it  determines  the  degree  to  which  drain-current  satura- 
tion  is  achieved. 
Diode Dl represents  the  junction  formed  between  the N+ drain  region  and  the 
semiconductor  substrate; D2 is  the  junction  formed  between  the N+ source  region 
and  the  substrate. Dl and D2 are  back-to-back  diodes  in  parallel  with  the  channel. 
At  high  frequencies  the  diodes  contribute  an  equivalent  series  RC  network  that 
affects  the  output  admittance. 
2.2.11 Amplifier  Circuits 
There  are  three  basic  single-stage  circuit  configurations  in  which  the MOS 
is used. Each  has  its  advantages  in  a  particular  application. 
2.2.11.1 Common  Source 
The  common-source  configuration  is  illustrated  in  Figure  2-5Oa.  The  signal 
is applied  between  gate  and  source.  This  circuit  has  a  high  input  impedance  and 
a  medium-to-high  output  impedance. The circuit  provides a voltage  gain  greater 
than  unity,  which  is  given  by 
where  gm i s  the  transconductance,  rd  is  the  drain  resistance,  RL  is  the  effective 
load  resistance,  and  the  minus  sign  indicates  the  phase  reversal  from  input  to 
output. If an unbypassed  resistance  is  introduced  between  the  source  and  ground 
as shown  in  Figure  2-5Oa,  degenerative  feedback is induced  in  the  circuit.  The 
common-source  voltage  gain A' with aa unbypassed  source  source  resistor i s  
A' = 'd RL rd + ( g m  rd + 1) Rs + RL 
where  Rs i s  the  unbypassed  source  resistance.  The  output  impedance, Zo, i s  
increased  by  the  unbypassed  resistor: 
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2.2.11.2 Common-drain Circuit , 
The  common  drain  circuit,  illustrated  in  Figure  2-5Ob,  is  sometimes  referred 
t o  as a "source  follower. 'I The  input  impedance  is  very  high,  but  the  output 
('OLIRTkSI' OP E l  ECTRONICS. hlcGRAW-HILL @ 1964 - 
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FIGURE 2-50 
THE THREE BASIC AMPLIFIER 
CONFIGURATIONS FOR A FET: 
(A) COMMOH-SOURCE OPERATION 
(B] SOURCE-FOLLOWER OPERATION 
IC] COMMON-GATE-OPERATION 
impedance  is lour. There  is  no  phase 
reversal  between  input  and  output.  The 
distortion  is low, and  the  voltage  gain 
is  less  than  unity. 
This  circuit  finds  application 
where an impedance  transformation  from 
high  to low is  required  and  where low 
input  capacitance  is  desirable.  The 
input  is  injected  between  gate  and 
drain,  and  the  output  is  taken  between 
source  and  drain.  This  circuit  pro- 
vides 100% degenerative  feedback. Its 
gain  is  given  by 
A' = (2-33 1 
Since  the  amplification  factor, p, is 
usually  much  greater  than  unity, this 
reduces  to 
A' 1 
, 1 + -  
gmRs 
+1 t 2-34 1 
The  input  resistance  is % when  RG  is 
connected to ground. If RG is  returned 
to  the  source  contact of the MOS, the 
input  resistance  Ri  is  given  by 
RG 
Ri = (2-35 1 
If the  load  is  resistive,  the  input  capacitance of the  source  follower  is  reduced 
by  the  negative  feedback: 
Ci = cgd + (1 - A')Cgs (2-36 1
The  output  resistance  is  given  by 
Since p = gm  rd  and  is  usually  much  greater  than  unity, 
where 
I 
Ro gm + Gs 
Gs = 1 
RS 
(2-38 ) 
2.2.11.3 Common-Gate Ci rcu i t  
The  common-gate c i r cu i t  (F igu re  2-50a) is  used t o  transform from a low t o  a 
high impedance. The input  impedance of this configuration has approximately the 
same value as the output impedance of the  source-fol lower circui t .  The gain i s  
given by: 
(&m rd + RL 
A =  (gm rd + 1) RG + rd + 
RL (2-39 1 
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2.2.12  Variable  Resistor 
The MOS can be used as a var iable  
r e s i s t o r  or voltage-controlled attenu- 
a to r .  A va r i a t ion  in  ga t e  vo l t age  
causes the drain-to-source resistance 
t o  vary.  Within a certain range of 
gate  vol tage  th i s  res i s tance  change i s  
l inear .   Figure 2-51 i s  an i l l u s t r a t i o n  
-6 -5 -4 -3  -2 -1 o 
GATE YDLTS-VGs of the   var ia t ion  of dra in   res i s tance  
Fl6URE 2-51 
DRAIN RESISTANCE CHARACTERISTICS 
with gate voltage.  For high negative 
vol tage  the  charac te r i s t ic  i s  l i n e a r  
and the range is from 5kn %o lMQ. 
2.2.13. Switching Times 
For switching applications, such as t h e  i n v e r t e r  c i r c u i t  shovm in  F igu re  2-52, 
the switching times consis t  of both the time constant of charging and discharging 
COURTESY OF IEEE  TRANS ON ELECTRONIC  DEVICES the channel and the time constant 
associated with load resistance,  RL, 
and capacitance, C 'de This capacitance, 
'd C t d ,  cons is t s  o f  the  drain-junction 
capacitance and the stray capacitance 
of the device header and package and 
assoc ia ted   c i rcu i t   wi r ing .  During 
the turn-on transient, the time con- 
stant for charging the channel domi- 
I m  
e 0 
F16URE 2-52 
SWITCHING  TRANSIENTS  I A P-CHANNEL nates  over RLC Id, while  during  the 
MOS TRANSISTOR INVERTER  CIRCUIT turn-off   t ransient ,  RLC 'd dominates. 
Consider the tlh-n-on t r a n s i e n t  a s  i l l u s t r a t e d  i n  Figure 2-52 for a P-channel 
device without a built- in channel.  The device is  i n i t i a l l y  i n  t h e  off state ,  with 
a negative drain voltage,  VDD, and zero gate voltage.  A t  t = 0, a negative gate 
voltage is applied which is  suf f ic ien t  to  induce  a hole channel and cause holes t o  
flow down the drain from the source and discharge the capacitance c 'd ,  which is 
i n i t i a l l y  charged up t o  a charge of -VDD. If the time constant,  RLCtd ,  i s  
la rge  compared with the time constant of the channel, the discharge time of C'd 
is essentially the t ime constant of the channel since during this time the 
*C. T. Sah, op. c i t .  
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build-up bf charge  on  c'd  by  the  load  current  flowing  through  RL  from  the VDD 
battery  is  negligible.  The  channel  time  constant  is  an  intrinsic  property of a 
given.device  and  depends  on  the  device  geometry  and  material  properties. 
This  time  constant  is  the  transit  time of the  electrons  across  an  N-type 
channel for the  case of constant  electron  mobility  and  is  the  same  as 
Equation 2-22: 
L2 7=- 
PvDS 
(2-40) 
From'this equation  it  is  seen  that  the  channel  time  constant  decreases  slightly 
as the  drain  voltage is increased  beyond VDs. If the  value of VDs = - J2;: 
(where  Cc is the  total  effective  gate  capacitance,  which  equals 2/3 Go in satura- 
tion)  is  substituted  into  Equation 2-53, the  following  expression f o r  the  channel 
time  constant  is  obtained: 
L2cC ccvDS 7 =  " 
2W I D S  IDS 
" (2-4i) 
A numerical  example  will  illustrate  the  contributions  from  various  sources  on 
the  switching  time o f  the  turn-on  transient. For a  P-channel MOS transistor  switch, 
the  following  numerical  values  are  typical:  channel  length, L, 10 microns; 
channel  width, Z, 250 microns;  bulk  resistivity, 10 ohm-cm,corresponding  to a 
donor  impurity  concentration of 4 X 1014 atoms/cm3;  average  surface  mobility of 
holes, 100 cm2/v-sec;  oxide  thickness, Xo, 1000;;. The  total  gate  capacitance 
( C o )  is  given  as 
KO E o  Z L 
Go = 
X0 
where 
K, = dielectric  constant of the  oxide ( ~ 4 . 0 )  - 
of free space (8.85 x farad/cm) 
1000 x 10-8 
(250) 10-4 (10) 10-41 
= 0.885 X farads 
= 0.885 pf 
In the  saturation  region  the  effective  gate-to-channel  capacitance  is 
Assuming  that  the  device  is  switched  on  by  a  gate  voltage  to  a  steady-state 
drain  current  in  the  saturation  region of ID = IDS = 10 mA,  then  the  saturation 
drain  voltage  can  be  calculated  from  Equation 2-16 as 
and 
= 885 X 10-l2sec. -. 
This  is  the  value of the  electron  transit  time or the  charging  and  discharging 
time of the  channel  for  the  given  conditions. The gain-bandwidth  product  for  such 
a  device  is 
- 1 
(6.28) (885) 
GBW = 180 MHz - 
For a  comparison of the  channel  time  constant  with  RL Ctd, assume  RL = 1000 ohms. 
The capacitance  associated  with  the  drain-to-substrate  is  about 0.1 pf  in  a  typical 
device.  The  drain  lead  capacitance  through  the  header  is  about 0.5 pf for  a TO-5 
package.  Other  stray  capacitance  associated  with  the  circuit  wiring  may  be  as 
high  as 3 pf.  Assuming 3 pf , it  can be  determined  that RL C Id = 3000 X Sec, 
which  is  considerably  greater  than  the  channel  time  constant of 885 X sec. 
The  turn-on  time  constant  is  determined  by  the  transit  time. 
However,  the  relative  importance of the  circuit  and  channel  time  constants 
is  reversed  during  the  turn-off  transient.  The  drain-voltage  transient  decreases 
toward -vDD (see  Figure 2-52 ) more slowly since  the  Capacitance CL must  be 
charged  up  to -vDD through R ~ .  Thus  the  turn-off  time  constant  is  approximately 
RLC Id = 3000 x 10-12 sec. If the  circuit  time  constant  is  comparable  to  the 
transit  time,  the  total  switch-off  time  constant  would  then  be  given  approxlmately 
by  the sum of these  two  time  constants. The  total  switching  time  (turn-on  plus 
turn-off) is limited  by  the  circuit  rather  than  the  device. 
2.2.14 Switching  Applications 
The  enhancement-type  transistor  is  well  suited for  digital  circuit  applications 
because  direct-coupled  signal  inversion  is  possible  with  no  need for  level  shifting 
between  stages.  Characteristics of the  devices  that  are  important  in  this  appli- 
cation  are  illustrated  in  Figure 2 3 3 ,  which  displays  the  output  and  transfer 
characteristics of both  N-type  and  P-type  enhancement-mode MOS transistors. Of 
particular  importance  is  the  fact  that  the  saturation  voltage (VD Sat)  is  less 
than  the  threshold  voltage (VT); this  characteristic of MOS devices  enables  the 
circuit  designer to construct  extremely  simple  direct-coupled  logic  circuits. 
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MOS DIGITAL  CIRCUIT* 
2.2.15 MOS Digi ta l   Ci rcu i t s"  
The potential  advantages of MOS devices  in  in tegra ted  d ig i ta l  a r rays  can  be 
real ized only if proper consideration i s  g iven  to  c i r cu i t  cho ice .  Although many 
circui t  configurat ions are  possible ,  only one o r  two take advantage of the unique 
propert ies  of MOS devices to achieve a high f igure of merit of funct ional  com- 
p l ex i ty  pe r  un i t  a t  high yield.  Before logic and s to rage  c i r cu i t s  are discussed, 
four  possible  MOS i n v e r t e r  c i r c u i t s  will be considered. Each will be evaluated 
fo r  app l i ca t ion  in  an  in t eg ra t ed  c i r cu i t ,  no t  as a c i rcu i t  cons t ruc ted  from dis-  
c r e t e  components. 
To simplify the discussion and t o  use  only posit ive voltages,  it is assumed 
t h a t   a l l   t h e  examples shown for  s ingle-channel  MOS c i r c u i t s  use N-channel devrces. 
If a l l  voltages are reversed, the same resu l t s  can  be achieved with P-channel 
devices .  In  fac t ,  P-channel arrays, because of t h e i r  somewhat simpler processing, 
a r e  more common than N-channel a r r a y s  a t  p r e s e n t .  
Figure 2-54 shows an inverter  that uses an MOS i nve r t ing  t r ans i s to r  and a 
r e s i s t o r .  I n  i n t e g r a t e d  form, th i s  c i r c u i t  is a very  poor  choice.  For  small MOS 
s t ruc tures ,  a high value of res i s tance  is required (greater  than 10,000 ohms). If 
t h e  r e s i s t o r  i s  formed by the source and drain diffusion,  i t  occupies too large an 
area.  If a separate  diffusion is used , ,or  if the r e s i s t o r  is formed a s  a t h i n  
f i l m  over the oxide, the processing i s  increased in  complexi ty .  In  e i ther  case,  
the f igure of merit f o r  the c i r c u i t  is reduced. 
*R. D. Lohman, "Applications of MOS FETts i n  Microelectronics", SCP and Solid 
Sta te  Technology, (March 1966). 
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COURTESY OF SCP AND  SOLID STATE  TECHNOLOGY 
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FIGURE 2-54 
INVERTER USING MOS TRANSISTOR AND A RESISTOR 
WITH TYPICAL LOAD LINE 
Figure 2-55 shows an inverter  that  uses  a  depletion-type MOS transistor  a5 a 
load f o r  an enhancement-type MOS inverter. (A depletion-type MOS transistor  is 
one  that  oonducts  appreciable  current  with  zero  bias  between  gate  and  source.) 
,J+& Q2e 
output 
Input "p 
COURTESY OF SCP AND  SOLID STATE  TECHNOLOGY 
Drain-to-Source  Voltage  (VD) 
FIGYRE 2-55 
INVERTER USIN6 DEPLETION-TYPE MOS TRANSISTOR AS LOAD 
FOR ENHANCEMENT-TYPE MOS INVERTER, AND TYPICAL LOAD LINE 
This  circuit  has  a  number of advantages.  First,  its  area  is  potentially  very 
small  because it consists  only of MOS devices.  Second,  the  shape of the  load  line 
that  results is capable of improved  speed as  compared  with an ohmic  resistor. 
Prom  a  processing  standpoint,  however,  it  suffers from the  disadvantage  that  two 
types of MOS devices,rvith  different  threshold  voltages,  are  required. The  result- 
ing  processing  complexities  tend  to  lower  its  figure of merit  drastically. 
Figure 2-56 shows an  inverter  that  uses an enhancement-type MOS transistor 
connected as  a  source  follower  to  serve as a  load f o r  the  inverting MOS transistor. 
Although  this  circuit is a  poor  choice  from  a  discrete-component  point of view, 
it  possesses  a  very  high  figure of merit  considered  in  the  light of digital  inte- 
grated  arrays.  First,  it  uses  the  absolute  minimum  area  because,  to  operate  at 
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INVERTER USING ENHANCEMENT-TYPE MOS TRANSISTOR 
CONNECTED AS SOURCE FOLLOWER AS LOAD FOR INVERTING 
MOS TRANSISTOR, AN0 TYPICAL LOAD LINE 
a l l ,  the load MOS device m u s t  be smaller than the inverting MOS device. Second, 
the  process ing  requi red  to  fabr ica te  the  c i rcu i t  i s  a l s o  minimum because the load 
MOS device is  made by the same process as that used for the inve r t e r  MOS device. 
The operation of t h e  c i r c u i t  depends on the cont ro l  of t h e  r a t i o  of the transcon- 
ductance of the two devices.  Although the absolute value of the transconductance 
depends on a number of factors ,  including the oxide thickness under the gate,  the 
r a t i o  i s  determined by the geometries of the  two devices.  When accurate  masks a r e  
used, therefore ,  the rat io  can be held constant even with var ia t ions  in  process ing .  
The f i n a l  i n v e r t e r  c i r c u i t  t o  be considered i s  shown in  F igure  2-57. It 
cons is t s  of a p a i r  of complementary MOS devices connected i n  s e r i e s ,  with the 
InpuW- c Drain Current (ID) output COURTESY 0 Drain 
Drain-to-Source Voltage  (VD) 
SCP  AND  SOLID  STATETECHNOLOGY 
l L L  
Q1 OFF 
Drain-to-Source Voltage (VD) 
:FIGURE 2-57 
INVERTER AND LOAD LINES 
[USING COMPLEMENTARY MOS DEVICES] 
gates connected to each other and driven by the input  s ignal .  When the input 
s igna l  is  zero, the P-channel device is  on  and the N-channel device i s  o f f .  The 
reverse is  true when the input  s igna l  i s  pos i t ive .  Each device, when on, i s  
required to supply a d i rec t  cur ren t  equal  to  only  the leakage current of the 
other  device.  During a t r ans i s t ion  of the input  s ignal ,  however, capacit ive loads 
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are charged  through  the low output  impedance of one or the  other of the  two 
devices. Thus, although  it  requires  very  low  standby  power,  the  circuit i s  
inherently  fast.  The  load  lines  in  Figure 2-57 indicate  the  very  low  standby 
power. The  figure of merit for the  circuit i s  not  as  high  as  for  the  source- 
follower  circuit  shown  in  Figure 2-56, because  slightly  more  area is required  and 
the  processing is  considerably  more  involved.  Despite  these  disadvantages,  arrays 
of complementary MOS circuits  are  beginning  to  find  applications  where  either  very 
low  standby  power or high  speed is  important  enough  to  compensate for the  reduced 
figure of merit. 
The total  power  dissipated,  neglecting  the  standby  power,  in a complementary 
MOS circuit  during  switching is  given by 
P = CL vDD~ 
where  CL i s  the  total  output  capacitance  and VDD is  the  supply  voltage. 
2.2.16 Single-Channel  Arrays 
The  basic  circuit shown i n  Figure 2-57 can  be  developed  into a wide  variety 
of digital  circuit  arrays.  Parallel  connection of the  inverter  transistor  forms 
a  NOR  gate, as shown in Figure 2-58. Figure 2-59 shows  how  a  NAND  gate  can  be 
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formed  by  series  connection of the  inverting  transistors.  When  the  NAND  gate of 
Figure 2-59 is used in  conjunction  with  the  NOR  gate of Figure 2-58, the  resulting 
configuration  offers  a  high  degree of logic  flexibility.  However,  the  series 
connection  suffers  from  the  disadvantage  that  the  inverter  transistors  must  be 
twice as large  as  their  parallel  counterparts  to  maintain  the  same  control of 
logic  levels. 
2.2.17 MOS Noise 
I n   t h e  MOS t r a n s i s t o r ,  t h r e e  mechanisms g i v e  r i s e  t o  g a t e  n o i s e  and thus  
input  no ise  in  an  ampl i f ie r .*  The main source of noise a t  high frequenciesw i s  
thermal noise due t o  random f l u c t u a t i o n s  i n  t h e  f r e e - c a r r i e r  c o n c e n t r a t i o n  i n  t h e  
channel. Noise f igu res  comparable t o  low-noise vacuum tubes are  obtained a t  
frequencies above 50 M H z .  
The low-frequency noise spectrum: which may extend up t o   t e n s  of megacycles 
per  second i n  some devices, i s  cont ro l led  by t h e  f l u c t u a t i o n s  i n  t h e  number of 
electrons occupying surface traps;  it resembles an f-" d i s t r ibu t ion .  The value 
of n is generally between 1 and 2, and the spectrum extends down to  very  low f r e -  
quencies. Shot noise i s  produced by f luc tua t ions  of the individual  charges  as 
they d r i f t  and d i f fuse  toward the surface.  Leakage noise is associated with the  
small flow of current through the oxide. 
2.3 FILM MICROCIRCUITS 
2.3.1  Introduction 
S i l icon   monol i th ic   in tegra ted   c i rcu i t s   a re   by  far the  most vridely used 
microelectronic approach. However, film microe lec t ronics  a re  a l so  begin ing  to  
have l imited use.  Film c i r c u i t s  a r e  u s u a l l y  used where special ized appl icat ions 
such as high pourer, high frequency, and low component tolerances that cannot be 
met. with s i l icon   monol i th ic   c i rcu i t s   a re   requi red .  
Both  th in- f i lm c i rcu i t s  and th ick- f i lm c i rcu i t s  a re  ava i lab le .  Each has 
advantages and disadvantages when compared with ei ther  each other  or with 
monol i th ic  c i rcu i t s .  The major disadvantage is the  lack  of a suitable fi lm-type 
act ive device.  Thus both film c i rcu i t s  involve  the  depos i t ion  of passive film 
components on f la t  subs t ra tes  and then the attachment of appropriate  act ive 
devices . 
2.3.2  Thin-Film Components 
Thin- f i lms   a re   depos i ted   in  a vacuum chamber a t  a pressure  of   torr .  
The material  being deposited i s  e l e c t r i c a l l y   h e a t e d   i n  a v e s s e l   i n   t h e  chamber 
u n t i l  it melts and vaporizes.  The vaporized material condenses on a glass or 
ceramic substrate typically one inch square. The depos i t ion  pa t te rn  may be 
* A.G. Jo;dan and N.A. Jordan, "Theory of Noise i n  Metal Oxide Semiconductor 
Devices , IEEE Transactions on Electron Devices, March 1965, p. 148.- 
** A. Van der Ziel ,  "Thermal Noise In Field-Effect Transistors",  Proceedings of 
- IRE, Vol. 50 (1962),  p. 1808. 
t A.G. Jordan and N.A. Jordan, "Noise i n  MOS Devices", Solid-state Devices 
-~ ~ 
Research  Conference,  (Boulder,  Colorado,  19&);  and 
C.T. Sah, "Theory and EXperiments on the l/f Surface Noise of MOS Insulated- 
Gate Field-Effect Transistors",  Solid-state Devices Research Conference, 
(Boulder,  Colorado, 1964). 
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control led by a metal  mask. The mask i s  usually 0.002-inch-thick stainless 
s t e e l  and i s  placed over the substrate during vapor deposition. An a l t e rna t ive  
t o  this approach i s  to  depos i t  over  the  whole subs t ra te  and then  e tch  out  the  
desired pat tern using photol i thographic  techniques and se lec t ive  e tchants .  
A number of materials have been used for  th in- f i lm res i s tors ,  inc luding  
nichrome, SiO-Cr cermets, tantalum, and titanium, with nichrome being the 
most widely used. Substrates of finely polished glass, glazed Ceramic, 
and oxidized sil icon have been used. Nichrome r e s i s t o r s  can be deposited with a 
shee t  res i s tance  of between 1 and 300 ohms/square, with a temperature coefficient 
of res is tance of  250 ppm/deg C.  Resis tors  can be deposi ted to  tolerances of 21 
percent.  Tantalum i s  a l s o  widely  used fo r  t h in - f i lm  re s i s to r s .  The advantage 
of tantalum resistors i s  that they can be ad jus ted  to  c lose  to le rances  by 
electrolyt ic  anodizing of  the tantalum. Another advantage of tantalum i s  that 
the anodic oxide has a h igh  d ie lec t r ic  cons tan t  and i s  su i t ab le  for the 
f ab r i ca t ion  of capac i tors  in  the  range  of 2.5 pf/sq m i l .  Thus bo th  r e s i s to r s  
and capaci tors  can be fabricated from a single metal .  However, t h i s  approach has 
the serious disadvantage that the tantalum metal. r e a c t s  wi th  the tantalum oxide 
a t  temperatures above 2OO0C and cannot withstand the temperatures encountered 
i n  packaging integrated circui ts .  A number of metal  compounds have been 
invest igated for  use in  thin-f i lm devices ,  including oxides  and 'nitr ides of such 
metals as chromium, titanium, and  tantalum. In addition, an evaporated cermet 
res i s tor  cons is t ing  of  chromium and Si0  appears  to  be promising. A sheet 
res i s tance  of 1000 ohms/square and a tolerance of 5 percent can be achieved. 
Hor.rever,  few data on s t a b i l i t y  and r e l i a b i l i t y  a r e  a v a i l a b l e .  
The process for producing thin-film capacitors involves three deposition 
s teps:  the deposi t ion of a bottom electrode, the deposit ion of a d i e l e c t r i c  
material ,  and the deposi t ion of the top electrode.  The electrodes and d i e l e c t r i c  
a r e  a l l  deposited i n  succession on the  subs t ra te .  The d i e l ec t r i c  ma te r i a l s  
commonly used   a r e   s i l i con  monoxide and s i l icon  d ioxide .  
S i l i con  monoxide has a higher  dielectr ic  constant  than s i l icon dioxide.  
However, evaporated s i l icon monoxide i s  subject  to  pinholes .  The resu l t ing  
loss i n   y i e l d  i s  usually not acceptable;  i n  addi t ion,  the dielectr ic  constant  of  
s i l i c o n  monoxide i s  s t rongly depencient on deposit ion conditions,  making good 
r e p r o d u c i b i l i t y  d i f f i c u l t  t o  m a i n t a i n .  S i l i c o n  monoxide cannot be etched and 
therefore  must be deposited through masks. T h i s  introduces the problems of 
achieving mask alignment and maintaining it during substrate  heat ing and 
fabr ica t ion .  
Sil icon dioxide can be deposited by the simple process of reactive sputtering 
of s i l i c o n   i n  a mixture of argon and oxygen a t  a pressure of a few microns. The 
use of si l icon dioxide gives a high yield a t  a capacitance of 0.25 pf/sq m i l  
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since the sput tered s i l icon dioxide i s  re la t ive ly  p inhole- f ree .  In  addi t ion ,  
sput te red  s i l icon  d ioxide  i s  s t ab le  and has the propert ies  of  bulk-fused s i l ica .  
The d ie lec t r ic  cons tan t  and the capacitance are thus reproducible.  An equally 
important advantage of us ing  s i l icon  d ioxide  is t h e  f a c t  that it  can be chemically 
etched with hydrofluoric acid, which i s  compatible  with integrated-circui t  
processing. T h i s  permits the fabrication of the thin-fi lm capacitors and 
r e s i s to r s  by  photo-masking techniques -- techniques that a l l  in tegra ted-c i rcu i t  
manufacturers are currently using. 
2 .3 .3  Thick-Film Components 
Thick films a re  produced by screening or photo-etching formations of 
conducting and insulat ing mater ia ls  on ceramic substrates .  Noble metals  are  
favored for conducting materials,  and ceramics are normally used for the in- 
su la t ing   por t ions .  
Hundreds of different cermet formulations can be used to obtain a wide 
range of component parameters. The material  used for a 10-ohm/sq r e s i s t o r  i s  
q u i t e  d i f f e r e n t  from that used f o r  a 100-kQ/sq r e s i s t o r .  
The formulat ions are  f i red a t  temperatures above 6oo0c t o  form an  a l loy  
that  i s  permanently bonded to  the  in su la t ing  subs t r a t e .  The cha rac t e r i s t i c s  of 
the final mater ia l  can be cont ro l led  to  a l imi ted  ex ten t  by t h e   f i r i n g  
temperature/time profile. 
The cermet is composed of metal combined with a g l a s s  frit.  Inks with 
r e s i s t i v i t y  of 500 ohms/sq, 3kQ/sq, 8kQ/sq, and 20kS2/sq a re  used routinely.  
Inks in  the  r ange  of 50, 100, and 200kc/sq are  avai lable  for  higher  res is tance 
values .  Resis tance values  can be specif ied to  a tolerance of +lo percent.  
Closer tolerances can be obtained by adjust ing each resis tor  af ter  fabr icat ion.  
Because of reso lu t ion  limits of the screen and spreading of the edges of 
t he  r e s i s to r  du r ing  f i r i ng ,  t he  m i n i m u m  dimensions f o r  a screened pat tern are  
about 0.030 in . ;  bu t  0.050 i n .  i s  a more desirable  m i n i m u m  width for  design 
purposes. 
For a f ine r  pa t t e rn  r e so lu t ion ,  a technique has been developed for etching 
cermet r e s i s t o r s  that permits an order-of-magnitude reduction i n   t h e  m i n i m u m  
l i n e  width. The process consists of the following steps:  A cermet ink i s  applied 
uniformly over the entire area of a ceramic substrate;  the substrate i s  coated 
with a photoresis t ,  such as KPR; the  subs t ra te  is exposed through a photomask 
and the  photores i s t  is developed, leaving a protect ive coat  of  photoresis t  
mater ia l  over  those areas  that will comprise  the resis tor  pat tern.  
Capacitors are formed by a sequence of screenings and f i r ings ;  t hey  cons i s t  
of a high-temperature conductor (capacitor bottom plate and intraconnections),  a 
d i e l e c t r i c ,  arid a -top-plate conductor. For R-C networks a r e s i s t o r  m a t e r i a l  is 
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also screened and fired.  The final s tep  is screening and f i r i n g  of a g l a s s  
encapsulant. The tempera ture  prof i les  a re  dependent upon the  materials used. 
Thick-film capacitior sheet capacitance i s  a function of the material  used 
and typ ica l ly  va r i e s  from 5,000 - 100,000 pf/in2. The temperature and voltage 
c h a r a c t e r i s t i c s  are dependent upon the mater ia ls  used.  These capaci tors  have 
high breakdown voltages and good frequency response into the hundreds of M H z .  
2.4  Comparison of Microelectronic Component Charac te r i s t ics  
Character is t ics  of  var ious types of  microelectonic  res is tors  and capacitors 
a r e  l i s t e d  i n  T a b l e s  2-6, and  2-7, respect ively.  The tab les  can  be used t o  
campare the  d i f f e rences  in  component types or t o  determine design constraints. 
TABLE 2-6 
CHARACTERISTICS OF MONOLITHIC RESISTIVE ELEMENTS 
Parameter 
Range of Values, 
ohms 
Sheet   Resis t ivi ty ,  
ohms/square 
Tolerance, Absolute 
Tolerance, Relative 
Power Dissipation, 
mW/square m i l  
Voltage Breakdown 
Volts 
Parasitic Capacitance, 
pf/mil2 
Temperature Effects,  
ppm/O c 
Frequency e f f e c t s  
T 
Diffused 
Base 
100-30K 
200 
- +lo$ 
- 4-374 
3 
30 
0.2-0.5 
500-2000 
F l a t   t o  
30 MHZ 
Diffused 
Bni t te r  
10- lK 
2.5 
- +15$ 
- 4-374 
3 
5 
0.2-0.05 
100-500 
F l a t   t o  
30 MHZ 
Resis tor  Type 
Thin-Film 
Nic hrme 
2 0 - 5 0 ~  
40-400 
- +574 
- 4-174 
2 
100 
0.02 
100 
F l a t   t o  
200 M H z  
M O S  
300-106 
N/A 
- +20% 
N/A 
3 
50 
0.4 
3000 
N/A 
1 
1 
Thick-Film 
100-106 
100-200k 
- 4-1074 
- 4-374 
0.5 
100 
0.02 
+200 
F l a t   t o  
100 M H z  
Capacitor Type 
Emitter-Base 
Junction 
Base-Collector 
Junction 
MOS 
Thin-Film Si02 
Thin-Film 
Thick-Film 
TABLE 2-7 
CHARACTERISTICS OF MONOLITHIC CAPACITORS 
M a x i m u m  
Volts pf/sq m i l  tance, pf 
Voltage, Capacitance Capaci- 
Breakdown Charac te r i s t ic  Voltage 
Depend- 
ence 
1000 
250 
200 
5000 
10,000 
5 
20 
50 
30 
20 
75 
Toler- 
ant e 
Design 
- "20% 
220% 
"10% 
Tempera- 
t u r e  
Effec s, 
PPMPC 
& t o  600 
40 t o  600 
2200 
2200 
4 0 0  
- +300 
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SYSTEM DESIGN 
T H R E E  
3.1 IHTRODUCTIOH 
Vhen  microelectronic  components  are  connected to perform ah electrical 
function,  their  characteristics  are  modified.  Usually  the  effect of intra- 
connection and interaction  is  deleterious to component  performance.  However, 
different  fabrication  approaches  (e.g., IC, Hybrid, or  LSI)  affect  different 
constraints  or  the  same  constraints in different  degrees;  it  is  thus  possible to 
obtain  better  performance  (both  technical and economic)  by  selecting  the  approach 
whose  trade-offs  are  most  advantageous for a given  application. 
The  following  characteristics  that  affect  system  design  are  considered in 
this  chapter: 
Packaging - Logic choice 
Interconnection Redundancy 
Intraconnection System  partitioning 
Operating  frequency  Maintainability and logistics 
. Thermal 
Although  these  topics  are  important,  they  by  no  means  exhaust  design 
considerations. Each  system  design is unique;  thus  some  characteristics  are 
emphasized  more  than  others.  These  design  topics,  however,  are  believed  to  be 
of general  importance in any  design. 
IC packages  have  evolved  from  the  transistor  type  (modified  to  include 
more  leads),which  are  still  used,  to  the  widely  used  flat  pack,  and  to  the 
dual  in-line  package (DIP). Generally,  these  packages  are  limited  to 14 leads, 
but  some  configurations  are  available  with  many  more.  Packages  with  up  to 160
leads  are  being  developed for LSI devices.  Such  techniques  as  the  flip-chip 
Hybrid  Microcircuit,  require  package  configurations  that  are  not  currently 
available. 
Interconnections  (connections  made  external  to  the  device)  are  critical 
because  they  affect  system  performance,  cost,  and  reliability.  When  a  large 
number of IC's  are  mounted on a  single  board,  it s  necessary  to  have  multiple 
layers of connections  within  the  board.  These  multilayer  boards  are  expensive and 
difficult  to  fabricate  with  high  reliability. 
The  number of interconnections  can  be  reduced  if LSI techniques  are  employed. 
Such  a  reduction  in  interconnections  would  improve  frequency  response  and  might 
improve  reliability. 
The  number of interconnections  required  with  an LSI device is primarily 
dependent  upon  the  manner  in  which  the  system or subsystem  is  partitioned,  Thus 
partitioning is a  major  consideration for LSI design. 
Interconnections  are  made  external  to  the  package;  intraconnections,  some- 
sometimes  referred  to  as  metalizations,  are  made on the  silicon  substrate.  Once 
they  are  made,  they  cannot  be  altered. 
The relationship  between  interconnections  and  intraconnections s that in 
complex  arrays  intraconnections  are  substituted for interconnections.  This 
substitution is advantageous if metalizations  are  less  expensive and more  reliable 
than  the  interconnections for  which  they  are  substituted, as is  the  case  when  a 
single  level of metalization  is  required.  However, LSI devices  require  two r 
more  layers of metalization. In  addition, it  is necessary  to  intraconnect  only 
the llgood" circuits on a  substrate.  Thus,  intraconnection  techniques  can  become 
very  complex. 
Two  intraconnection  techniques  have  been  proposed for LSI: fixed  wiring 
and discretionary  wiring. The fixed-wiring  technique  requires all circuits  on 
some  portion of the  wafer  to  be  good  since  the  intraconnection  scheme is never
varied.  Discretionary  wiring  provides  much  more  flexibility  since  it  makes  it 
possible  to  cope  with  "bad"  circuits in an array.  With  the  discretionary 
approach,  a  different  intraconnection  pattern  is  generated fo r  each LSI device. 
This  method is much  more  costly  than  the  fixed-wiring  approach,  but  the  effective 
yield  may  be  sharply  increased,  thus  making  this  method  more  practical  than  the 
f ixed-wiring  approach. 
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The intraconnection pattern can be f ixed when the hybrid microcircuit approach 
i s  used since each device can be tested before it i s  bonded to  the  subs t r a t e .  
One of the most important contributions of complex arrays i s  that they 
extend the operating-frequency range of monol i th ic  c i rcu i t s .  Gate delays of less 
than a nanosecond are  possible  only with complex arrays.  The number of leads, 
the conductor lengths, and the  number of interconnections a l l  in t roduce  paras i t ics  
that limit operating frequency. Arrays provide close circuit proximity, reduce 
transmission-line lengths, and reduce the number of external connections.  
Thermal e f f e c t s  and power dissipation are obviously important in monolithic- 
c i rcu i t  des ign .  High-power c i r c u i t s ,  g r e a t e r  t h a n  1 watt, are usually not compatible 
with monolithic technology. Power d i s s i p a t i o n  f o r  I C ' s  i s  typical ly  about  10 mW 
per  gate .  These power l e v e l s  can e a s i l y  be accommodated with present-day heat- 
t ransfer  techniques.  
The question of which I C  log ic  type  to  use  i s  of major importance t o  the 
designer. He must make a comprehensive evaluation of the log ic  forms that a r e  
avai lable  and correctly choose the type that i s  b e s t  f o r  h i s  application. Trade-offs 
mus t  be made between speed, power, and cost  for each application. 
Microelectronic  devices ,  par t icular ly  I C ' s ,  have c h a r a c t e r i s t i c s  t h a t  a r e  
h ighly  usefu l  in  redundancy. The extremely small size and weight (and frequently 
small power consumption) of these devices allow the addition of redundancy t o  a 
system without severe physical penalties. Also, the cost  of i n t eg ra t ed  c i r cu i t s  
does not  increzse l inear ly  with increased complexity; a s ing le  package containing 
dual gates does not cost  as much as two s ingle  gates  in  separate  packages.  Further ,  
a s  the complexity within a s ingle  package inc reases ,  r e l i ab i l i t y  dec reases  
slowly. In  o the r  words, dua l  ga t e s  i n  the  same package a re  on ly  s l i gh t ly  less 
r e l i ab le  than  a s ingle  ga te  and much more r e l i ab le  than  two separate gates.  It 
i s  generally acknowledged that with cons t an t  e l ec t r i ca l  performance charac te r i s t ics ,  
a l l  o t h e r  c h a r a c t e r i s t i c s  of i n t eg ra t ed  c i r cu i t s  are supe r io r  t o  d i sc re t e  pa r t s  
arranged to perform the same function. There are, of course,  severe  rest r ic t ions 
on the electronic  funct ions that can be performed by in tegra ted  c i rcu i t s .  
Once the  equipment i s  designed and produced, it will be necessary to 
maintain i t  and provide spares. The r e p a i r  l e v e l  must be determined and a decision 
must be made whether t o  r e p a i r  a module or  discard it. In addition, the method of 
supplying spares must be chosen. These decisions must be m a d e  while the equipment 
i s  i n  the conception or design phase, not after production. 
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3.2 PACKABIHB 
3.2.1  General  Requirements of the I C  Package 
One of the major  considerat ions in  applying integrated circui ts  to  a 
par t icular  system is se lec t ing  the proper  package. I n  this regard,  certain 
f a c t o r s  merit spec ia l  a t t en t ion  by both the manufacturer and the user .  
The device* manufacturer has p r imary   r e spons ib i l i t y   fo r   t he   r e l i ab i l i t y  of 
the I C  package, whether he f a b r i c a t e s  the package o r  purchases. it. The device 
manufacturer, then, must cons ider  such  charac te r i s t ics  as  mechanica l  in tegr i ty ,  
hermetic seal, lead stresses, e tc .  
The user  of the device, of course, i s  concerned with package re l iab i1 i ty ;but  
he a l so  inves t iga t e s  such  cha rac t e r i s t i c s  as space efficiency and design flexi-  
b i l i t y .  
General requirements of an  I C  package f a l l  under the following headings: 
Mechanical  integrity Space e f f ic iency  
Electr ical   requirements  Design f l e x i b i l i t y  
Hermetic s e a l  Special  requirements 
Thermal t r a n s f e r  
3.2.1.1 Mechanical  Integrity 
During fabr ica t ion  and operation, the I C  package must withstand exposure 
t o  c e r t a i n  l e v e l s  of shock, acce lera t ion ,  v ibra t ion ,  so lder ing  or  welding heat, 
temperature  cycling,  thermal shock, moisture, and lead stress. Various tes ts  
are  designed to  ensure that  the package will withstand the stresses encountered 
in  dev ice  assembly ( i n s t a l l i n g  the c h i p  i n  the package and performing the final 
seal), system fabrication (mounting and at taching the package t o  the mother board), 
and system operation. 
3 .2 .1 .2   Electr ical  Requirements 
Electr ical  requirements  of the I C  package a r e  as follows: 
(1) The number of leads must be s u f f i c i e n t  t o  accommodate a f a i r l y  
complex c i rcu i t  ch ip .  Unused leads can be used f o r  package  tie-down 
o r  can be clipped off.  
( 2 )  The package must not  have excessive distributed capacitance and 
inductance. 
(3) In many appl ica t ions ,  the  package must be capable of providing 
e l ec t r i ca l  sh i e ld ing .  
*Device i s  def ined as  the Integrated circui t  plus  i t s  package. 
3.2.1.3 Hermetic  Seal 
The i n t e r n a l  environment of the  I C  package must remain constant; variations 
can cause f a i l u r e ,  Although an exact correlation between leakage rate  and device 
l i f e  i s  ex t remely  d i f f icu l t  t o  establish, packages with a leakage rate  of  less  
than lom8 cubic centimeters per second have proven t o  be r e l i a b l e  from a hermetic 
standpoint.  
3.2.1.4  Thermal Transfer 
The operating temperature of an in t eg ra t ed  c i r cu i t  i s  a major  factor  
a f f ec t ing  its r e l i a b i l i t y .  Of t h e . t h r e e  methods of heat  t ransfer  (F igure  3-l), 
conduction can generally transfer the most heat;  thus the I C  package should be 
constructed of mate r i a l s  t ha t  have high thermal conductivity. 
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HEAT-TRANSFER MODES OF IC PACKAGE 
3.2.1.5 Package  Space Efficiency 
The package should conform closely 
to  the  shape of i t s  contents.  Standard- 
ized packages are often unable to meet 
th i s  c r i te r ion ,  bu t  the  poor  fit can 
of ten be o f f s e t  by an  increase  in  c i rcu i t  
funct ions ( i .e .  , more o r  l a rge r  ch ips ) .  
3.2.1.6  Design F l e x i b i l i t y  
The device user  will requ i re   t ha t  
the I C  package have ce r t a in  f ea tu res  
tha t  f ac i l i t a t e  hand l ing  and assembly. 
These f ea tu res ,  co l l ec t ive ly  ca l l ed  
f lex ib i l i ty ,  inc lude  the  fo l lowing:  
The package must be e a s i l y  handled durmg device manufacturing, testing, 
shipping, and f ab r i ca t ion  in to  a pa r t i cu la r  equipment.  Handling d i f f i -  
culties encountered during any of these phases will r e s u l t   i n  an Increase 
i n  equipment cos ts  and of ten  a d e c r e a s e  i n  r e l i a b i l i t y .  
The package must be amenable to  var ious  mounting techniques (planar, 
stacked, on edge, e t c .  ), to standard interconnection methods (flow- 
soldering, dip soldering, welding, or thermocompression bonding) , and 
to  var ious  means of heat  diss ipat ion.  
The package should have high-density potential. Integrated circuits 
play a major role in microminiature systems, where high-density 
packaging is mandatory. 
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3.2.1.7  Special  Requirements 
The package should be r e s i s t an t  t o  co r ros ion  or other  physi2al  change 
because of external  react ive agents  -- e lec t r i ca l  f i e lds ,  mo i s tu re ,  e t c .  In  
some cases, the package may also have t o  be immune t o  l i gh t  radiation because 
of the type of circui t  enclosed.  
For  e lectr ical  shielding,  the package may have t o  be made of metal, with one 
of i t s  l e a d s  e l e c t r i c a l l y  grounded to  the  case .  
3.2.2  Available Package  Types 
3.2.2.1  Modified TO-5 Package 
Modified TO-5 i s  a standard TO-5 t r a n s i s t o r  package tha t  has been modified 
f o r  I C ' s  by increasing i t s  number of external  leads.  Although the modified 
package has a new JEDEC TO number, the  name "modified" i s  more popular. For 
c lar i ty  here ,  the modif ied TO-5 package will be defined as having more than 
four  leads and wi th  the mechanical outline dimensions of the TO-5 in  F igure  3-5. 
Modified TO-5 assembly methods are  extensions of  the techniques used in  the 
production of standard transistor packages. Since the modified TO-5 package 
typ ica l ly  has 10 leads,  compared with the  3 or 4 leads of the  s tandard t r a n s i s t o r  
package, i t s  pin-circle diameter i s  s l i g h t l y  l a r g e r  (0.230 inch vs. 0.200 inch) .  
The modified TO-5 package i s  shown in  F igure  3-2. Kovar, a nickel-iron alloy, 
i s  used for the  leads and eyelet ,  and 7052 g l a s s  f o r  t h e  preform. The can may 
be German silver,  Kovar, or nickel;  but Kovar and 7052 g lass  a re  f requent ly  
used because of t h e i r  s i m i l a r  c o e f f i c i e n t s  of thermal expansion (Figure 3-3) 
and because they  provide a matched sea l .  
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EXPLODED VIEW OF TO-5 PACKAGE THERMAL EXPANSION CURVES 
The Kovar leads are  enclosed in  the glass preform and assembled t o  t h e  
eyelet .  The glass, leads,  and eyelet  are  sealed by fus ion  in  an  oven a t  1000°C. 
After  t h i s  sealing process,  the e n t i r e  assembly -- called the header -- i s  cleaned; 
and the leads are  c l ipped off to  ob ta in  the  des i red  pos t  he ight .  The header i s  
then plated with 0.0001 inch of gold cyanide. The monolithic die i s  bonded t o  
the header by (1) inse r t ing  a gold-silicon preform between the  d ie  and the header, 
( 2 )  placing a weight on top of the assembly, and (3) heat ing the ent i re  header  to  
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approximately 395°C. The gold-s i l icon  eu tec t ic  i s  reached as a r e s u l t  of the heat  
and pressure; the die, preform, and header are fused together.  The c i r c u i t  i s  
then wirebonded t o  t h e  p o s t s  and baked i n  an i n e r t  atmosphere a t  200°C t o  300°C 
for approximately 30 minutes. 
In  the case of hybrid microcircuit  using a ceramic disc ,  the pat tern on 
the disc corresponding to i t s  loca t ion  i s  metalized with molymanganese. When 
the  subs t ra te  i s  then gold-plated,  the gold adheres only t o  the metalized area.  
The d i s c  i s  f ixed  to  the  header  by brazing, the d ice  a re  bonded to  the  meta l ized  
pads of the ceramic, and the dice are  interconnected and wire-bonded t o  the posts.  
Af t e r  t he  c i r cu i t  is  checked e l ec t r i ca l ly ' on  the  heade r ,  t he  can  is  welded 
t o  t h e  flange of the  eye le t .  The welding is done i n  a controlled atmosphere to 
ensu re  s t ab i l i t y  of the circui t  under  operat ing condi t ions.  
Figure 3-4 i s  a cutaway view of the modified TO-5 package, with heat-flow 
paths indicated.  Most of the heat i s  conducted from the chip to  the header  
assembly. The header  assembly then conducts  the heat  radial ly  to  the l ip  and 
s ides  of the package, where it i s  t r ans fe r r ed  to  the  atmosphere by convection and 
rad ia t ion .  
COURTESY OF MOTOROLA The heat-diss ipat ing  capabi l i ty  
EPUIVALENT 
CIRCUIT 
of the modified TO-5 package can be 
improved  by e i t h e r  of two methods. A 
metal  container (with or without  f ins )  
can be f i t t ed  ove r  t he  top  of the  package 
to  inc rease  i t s  surface area,  or forced- 
a i r  cooling may be used. 
FIGURE 3-4 The most s ignif icant  thermal  
THERMAL PATHS IN TO-5 PACKAGE parameters i n  I C  packages a re  the  
junction-to-case and junction-to-ambient 
thermal  resistances (8 Jc and 9 JA, 
respect ively) .  Values of these parameters vary among manufacturers b u t  are typi- 
c a l l y  80°C per  watt for 9 Jc and 180°C per  watt for -9 JA for the modified TO-5 package. 
The gJc of a hybrid microcircuit  mounted in the modified TO-5 package is approxi- 
mately 10 percent higher than that  of a standard circuit because of the ceramic 
d i sc  between the chips  and the header. 
Modified TO-5 Space Efficiency. The space efficiency of an 
I C  device ut i l iz ing the modif ied TO-5 package i s  generally poor, since the 
circui t  usual ly  occupies  only a small f r a c t i o n  of the package height (Figure 3-4). 
One means of reducing the void space i s  t o  apply hybrid techniques. Each 
s i l i c o n  c i r c u i t  i s  mounted on a ceramic wafer having a diameter approximately 
tha t  of the modified TO-5 chip-mounting area.  The ceramic discs are then stacked 
i n  l a y e r s  t o  a he igh t  su f f i c i en t  t o  f i l l  the package  (0.260 m a x ) .  The individual  
monol i th ic  c i rcu i t s  a re  in te rconnec ted  with f ine  gold  wires  and terminated a t  
the  ex terna l  leads .  T h i s  method of increasing space efficiency requires elaborate 
f ab r i ca t ion  equipment and i s  quite expensive. 
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The space efficiency problems associated with the modified TO-5 have l e d  t o  
the  development of a low-profile variation of t h i s  package. This design, known 
a s  t h e  TO-80, i s  i l l u s t r a t e d  i n  F i g u r e  3-5, with the modified TO-5 shown f o r  
comparison. I n  s p i t e  of i t s  greater  inherent  space eff ic iency,  the TO-80 has 
not approached the level of usage of the modified TO-5, because of the TO-80's 
higher cost  and lower power-dissipation capability. 
Also detr imental  to  the space eff ic iency of the modified TO-5 i s  the 
ineff ic  ent  use of lateral  a rea .  The I C  d i e  i s  always square or rectangular ,  
s ince it  i s  impract ical  to  perform die  separat ion in  a manner tha t  y i e lds  
c i r cu la r  d i ce .  Cornered d ice  do not conform c lose ly  to  the  c i rcu lar  mounting 
a rea  on the modified TO-5 header (Figure 3-6). 
<".. ox ! . ,,?7' : 
"-, TO-5 
FIGURE 3-5 
MODIFIED TO-5 AND TO-80 DESIGNS 
COURTESY OF GENERAL ELECTRIC 
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h, - 
FIGURE 3-6 
IC DIE IN MODIFIED TO-5 PACKAGE 
" ~ -  Modified TO-5 
- Design F lex ib i l i t y .  The I C  package 
should  have  fea tures  tha t  fac i l i t a te  
handling and  assembly. The modified 
TO-5 has become a standard package; 
thus most semiconductor and electronic-  
system manufacturers have the equip- 
ment for handling it e f f i c i e n t l y .  
Also, the fixtures used in manufacturing, 
tes t ing,  shipping,  and in s t a l l i ng  the  
package are ava i lab le  from a var ie ty  
of vendors a t  reasonable prices.  
Another design-flexibil i ty 
requirement i s  t h a t  t h e  package be 
amenable t o  var ious mounting techni- 
ques. The modified TO-5 package 
can be e i t h e r  plugged in to  or embedded 
i n  a board  (Figure 3-7). The former 
method i s  preferred. ,  In  e i ther  method, 
the interconnect ion pat tern required 
for the package leads creates an area 
t h a t  must be avoided by other  pr inted 
conductors on both sides of the board. 
The surface (plug-in) method y ie lds  
insuff ic ient  c learance between the 
i s l ands  to  rou te  add i t iona l  c i r cu i t ry .  
With the  embedding  method, there  is 
suf f ic ien t  a rea  between the  i s lands  
(because of the increased diameter 
of the  in te rconnec t ion  pa t te rn)  for  
additional  conductors;  hoxever,  the 
0.325-inch hole required 
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t o  accep t  t he  package poses a r e s t r i c t i o n .  Thus the interconnection-pattern 
problem and t h e  f a c t  that there  a re  only  two mounting methods r e s t r i c t s  the 
f l e x i b i l i t y  of the modified TO-5 package. 
PLUG-IN MOUNTING 
I 
I Soldar  Land 
Generally, the modified TO-5 
package i s  secured to  the mounting 
area by a solder-dip or reflow process.  
Welding techniques such as p a r a l l e l  
gap and a x i a l  a r e  seldom used f o r   t h e  
modifled TO-5 package became of %he 
cy l ind r l ca l  geometry of the  individual  
leads and the  ove ra l l  package. 
Sbldor  blalsd.through  hole 
FIGURE 3-7 
TWO METHODS OF MOUNTING 
TO-5 PACKAGE O H  BOARD 
The modified TO-5 package has a 
low-densi ty  potent ia l  re la t ive to  the 
f l a t  package. The e f fec t ive  a rea  of 
the nodi?ied TO-5 base i s  0.11 square 
inch, and i t s  volume i s  0.029 cubic 
inch. As a r e s u l t  , i ts  theo re t i ca l  
dens i ty  poten t ia l  (with surface 
mmnting) i s  apgroximately 35 c l r c u i t s  
per cubic inch, or 60,500 per cubic 
f o o t .  However, these   theore t ica l  
f i gu res  cannot be achieved due t o  
the wasted space created by the  cy l indr ica l  form fac to r ,  t he  need for  in te rcon-  
nection space,  and, frequently,  the need for heat dissipating devices.  A m a x i -  
mum of 8 surface-mounted modified TO-5 packages are possible per square inch, 
b u t  i t ' s ' u n l i k e l y  t h a t  such density could be achieved i n  any pract ical  arrange-  
ment, even with multi layer boards.  A more r e a l i s t i c  f i g u r e  i s  5 packages per 
square inch. 
3 .2 .2 .2   Flat  Pack 
Many types of I C  f l a t  packages are being produced, in various s izes  and 
mater ia ls .  These  packages are  avai lable  in  square,  rectangular ,  oval ,  and 
circular  configurat ions with 10 t o  60 external  leads.  The package can be made 
of metal,  ceramic,  epoxy, glass, o r  combinations thereof. Only the  ceramic f l a t  
pack will be discussed, since it is representat ive of a l l  f l a t  packs with respect  
t o  general  package requirements. 
Construction of the ceramic f l a t  pack i s  i l l u s t r a t e d  i n  Figure 3-8. The 
Kovar leads,  which are  a t tached within a frame, a re  in se r t ed  into the  cas te l -  
l a t i o n s  of the ceramic mounting base. A 7052 g la s s  is fused  to  the  ceramic base 
and Kovar leads,  creat ing a, hermetic seal .  (The cas t e l l a t ions  in  the  mounting 
base provide addi t ional  s t rength t o  t he  body-to-lead s e a l , )  
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I O - L E A 0  .2SO'SY .250" 
BY .060- PACKAGE - 
. 2 S O  X .060 PACK 
14-LEAD .2SO' B Y  
14 -LEAD 250' .14 
BY .OSO' PACKAGE 
GLASS SOLDER FOR 
C E R A N I C   C O V E R   H E R N E T I C   S E A L  
L I T H I C  C I R C U I T  D I E  
GOLO PREFORN FOR 
B O N O I N C   C I R C U I T   B O N D I N G   P A 0  
D I E  TO PACKAGE 
A L U U I N U N   B O N D I N  
W I R E  L E A D S  
INUN COATED 
R L E A D   T I P S  
E X T E R N A L   L A D S   C E R A N I C   N O U N T I N G   B A S E  
FIGURE 3-8 
EXPLODED VIEW OF CERAMIC FLAT PACK 
After  the  leads  a re  sea led  to  the  
mounting base, a rectangular  area on 
the  in s ide  bottom of the base i s  
t rea ted   wi th  molymanganese. This 
metalization provides a sur face  su i tab le  
f o r  bonding the I C  chip to the base.  
The lead frame i s  then cut away from 
the secured leads, and these leads and 
the  meta l ized  a rea  in  the  bottom of 
package are  gold-plated.  The d ie  i s  
then attached by gold-s i l icon  eu tec t ic  
bonding. 
The d i e  bonding i s  followed by 
bonding gold o r  aluminum wires between 
the  bonding islands on the  I C  d i e  and 
the inner  port ions of the package 
leads.  
Following the wire bonding, a glass-solder preformed frame i s  placed on top 
of the  mounting  base. One surface of the ceramic cover i s  coated with Pyroceram* 
g lass ,  and the cover i s  placed on top  of t he  mounting base. The e n t i r e  assembly 
i s  placed in  an oven a t  450°C; t h i s  causes  the glass  solder  and Pyroceram to  fuse  
and s e a l  t h e  cover to the  mounting base. 
Flat-Pack New Fabrication  Technique.  Considerable 
e f f o r t  i s  being devoted to  e l iminat ing the f ine wires  connect ing the circui t  to  
the Kovar leads.  The omission of these wires  would materially reduce the cost  of 
i n t e g r a t e d  c i r c u i t s  by el iminat ing the bonding labor  and would enhance r e l i a b i l i t y  
by precluding a potential  cause of c i r c u i t  f a i l u r e .  
A promising fabrication technique i s  the  face-down ( f l ip -ch ip)  mounting 
method, i n  which conductive patterns are evaporated inside the package before the 
d i e  i s  attached. These pat terns  connect  the external  leads to  bonding  pads on 
t h e  i n t e r i o r  s u r f a c e  of the package. The pads are bonded to  appropr ia te  pedes ta l s  
on the die.  The loca t ion  of these pedestals corresponds to the bonding pads on 
the  in t e r io r  su r f ace  of the package. Alternatively, the pedestals may be located 
on the surface of the  package and the pads on the  d ie .  A number of bonding methods 
have  been  developed. The most prominent among them i s  u l t rasonic  bonding,  although 
*Trademark of the  Corning Glass Company. 
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FIGURE 3-9 
FLIP-CHIP TECHNIQUE 
FIGURE 3-10 
CUTAWAY VIEW OF FLAT PACK, 
SHOWING HEAT-FLOW PATHS 
thermal-compression bonding and adhesive 
bonding (such as solder  ref low) are  
also  used. This  technique i s  i l l u s -  
t r a t ed   i n   F igu re  3-9. 
Flat-Pack Thermal 
Characterist ics.   Figure 3-10 i s  a 
cutaway view of t h e   f l a t  pack, with the 
heat flow indicated.  Heat generated 
by the  s i l i con  d i e  i s  both radiated 
i n t o  t h e  i n t e r i o r  and conducted in to  
the  mounting base. The heat quickly 
reaches the package outer  surface 
because of the close contact of the 
d i e  with the  package and the high 
thermal conductivity of the package 
material   (alumina).  The f l a t  pack 
has a lower 8Jc than the modified 
TO-5 package, with a typical  value 
of 4 0 ° C  per  watt (vs .  80°C per  watt 
f o r  t h e  TO-5). However, i t s  eJA 
i s  higher than that of the modified 
TO-5 package ( typ ica l ly  250 vs.  180°C 
per  watt) because of i t s  r e l a t i v e l y  
small surface area.  
The low eJC of the  f l a t  pack allows efficient removal of heat from the  pack 
by conduction to the heat sink through a t h i n   s t r i p  of metal placed under the 
pack. For this reason, heat transfer by conduction i s  commonly used today i n  
high-density packaging. 
Flat-Pack Space Eff ic iency.  The i n t e r n a l  volume of t h e  f l a t  
pack can be used e f f i c i en t ly  fo r  i n t eg ra t ed  c i r cu i t s .  The rectangular  f l a t  pack 
conforms closely to  the rectangular  or  square s i l icon I C  die (Figure 3-11). The 
external  leads are  brought  into the pack through the  walls; t h i s  leaves the base 
area unobstructed and ava i lab le  for  la rge  d ice .  The th in  package he lps  to  mini- 
mize the  in t e rna l  unused space. The s i l i con  c i r cu i t  o f t en  consumes 80 percent 
of the  ava i lab le  mounting space ins ide  the  f l a t  pack. 
Flat-Pack Design Flexibility. Holding the f l a t  pack secure 
for fabrication, testing, shipping, and in s t a l l a t ion  cons t i t u t e s  a major problem. 
The package i s  very small (1/8 x 1/4 x 1/16 inch)  , and i t s  leads  a re  qui te  
de l i ca t e  (measuring 0.004 x 0.012 inch).  Fixtures used to r e t a i n  t h e  f l a t  
package a r e  d i s c u s s e d  i n  d e t a i l  i n  Chapter 4. 
COURTESY OF ELECTRONIC INDUSTRIEF 
FIGURE 3-11 
SPACE EFFICIENCY OF FLAT PACK 
No obs t ruc t ions  to  f a r - s ide  c i r cu i t ry  1 
- Insulat ing pad 1 r 
Fl6URE 3-12 
INTERCONNECTION PATTERN FOR FLAT PACKA6E 
Design f l e x i b i l i t y  i s  g rea t ly  
enhanced i f  a l t e rna t ive  means can be 
employed f o r  mounting the package t o  
a surface.  The f l a t  pack  can  be 
mounted i n   s e v e r a l  ways: surface,  
stacked, or on-edge, with the  first 
of these generally preferred.  
One in te rconnec t ion  pa t te rn  for  
the f l a t  pack i s  shown in  F igu re  3-12. 
The package leads are  a t tached  d i rec t ly  
t o  t h e  p r i n t e d  conductor,and additional 
p r in t ed  c i r cu i t ry  i s  routed underneath 
the package. An insu la t ing   subs t ra te  
i s  placed between the printed conductors 
and the package during assembly, and 
an epoxy i s  appl ied to  secure the pack- 
age in   place.   Natural ly ,   the   insulat ing 
pad causes an increase in thermal 
resistance (by about 5 ° C  per  watt) 
between the package and the  mounting 
area.  
&other  feature  of t h i s  type of 
mounting is the absence of obstruct ions 
t o  p r i n t e d  c i r c u i t r y  on the opposite 
s ide  of the mounting  board. In  many 
designs, f l a t  packs are mounted on both 
s ides  of the  board,  direct ly  opposi te  
each  other. The package leads are  
a t tached  to  the printed conductors by 
soldering or welding. 
The f l a t  pack has high-density 
potential  because of i t s  small s ize ,  
unique interconnection pattern,  and 
adaptabili ty to micro-miniature heat-  
dissipating  techniques.  Excluding 
leads,  the area of a 1/8 x 1/4 x 1/16 
f l a t  pack i s  0.031 square inches; i t s  
volume i s  0.00195 cubic inches. 
The theore t ica l  dens i ty  poten t ia l  
of the flat-pack i s  512 per cubic 
Inch. A s  with the modified TO 5 
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package, t h i s  density potential  cannot be achieved i n  a practical arrangement. 
With 1/8-inch lead lengths,  a maximum of 10 c i r c u i t s  can be placed on 1 square 
inch with surface mounting. 
3.2.2.3 Dual  In-Line (DIP)  Package 
The dual  in- l ine package was designed primarily to overcome t h e  d i f f i c u l t y  
associated with handling packages and in se r t ing  them i n t o  mounting boards. 
The dual  in- l ine package i s  e a s i l y  hand- or machine-inserted and requi res  no 
spreaders,  spacers,  insulators,  or lead forming. It i s  a l so  poss ib l e  to  f i e ld -  
service the device with standard hand too l s  and solder ing i rons.  T h i s  package 
i s  f inding wide use i n  commercial app l i ca t ions  a s  a p l a s t i c  package, as well  as 
i n  a number of m i l i t a r y  systems a s  a ceramic package. The dua l  in - l ine  package 
i s  shovrn in  F igure  3-13. 
- 0100 
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r0.33 STAHWFF WHEN USED 
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CIRCUIT BOARD. I 
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FIGURE 3-13 
OUTLINE DRAWING OF THE DUAL IN-LINE PACKAGE 
The progressive stages in the assembly of a ceramic DIP a r e  i l l u s t r a t e d  
in  F igure  3-14. The in tegra ted-c i rcu i t  d ie  i s  sandwiched  between the  two ceramic 
elements (A).  The element on t h e  l e f t  is the  bottom half of the sandwich and 
will hold the integrated circui t  die .  The ceramic section on the r igh t  i s  the 
top of the  sandwich; the  la rge  wel l  i s  in tended  to  pro tec t  the  I C  d i e  from mech- 
anical  s t ress  during seal ing operat ions.  Each of the ceramic elements i s  coated 
with low-melting-temperature glass f o r  subsequent joining and seal ing.  The lead 
frame i s  kovar  and i s  shown stamped  and bent  into i t s  f i n a l  shape (B). The 
excess material  i s  intended to preserve pin alignment.  The holes a t  each end 
a r e  f o r  t h e  keying j i g  used in  the  f ina l  sea l ing  opera t ion .  The lower half  of 
the ceramic package i s  forced into the lead frame ( C ) .  The d i e  i s  mounted i n  
the vrell and leads are  a t tached.  The top ceramic element i s  bonded t o  t h e  bottom 
element (D)  and the excess material  i s  removed from the package (E) .  
The ceramic DIP is  processed singularly while the plastic DIP i s  processed 
in  quan t i t i e s  g rea t e r  t han  one. After complete processing of the packages they 
a re  sawed apart .  The p l a s t i c  package also uses  a kovar lead frame but the leads 
a re  not  bent  un t i l  the  package i s  completed. Molded p l a s t i c  i s  used to encapsulate 
the I C  d i e  and unlike the ceramic package there i s  no void between cover and die. 
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FIGURE 3-14 
DIP ASSEMBLY 
DIP Thermal 
Charac t e r i s t i c s .  Ceramic is a good 
heat  conductor ;  plast ic  is a poor 
heat  conductor. However, hea t   t r ans fe r  
in both packages i s  pr imari ly  accom- 
pl ished with the Kovar lead frame; and 
the thermal impedance from ch ip  to  
ambient i s  about  the same. If the 
t a b  on the Kovar lead frame (or other 
appropriate means) i s  used to  heat-s ink 
the device,  values  for  e JA of 50°C/W 
are   poss ib le .   In  most appl icat ions 
heat sinking i s  not used, and the value 
of eJA will range typical ly  from 
150°c/w t o  200°c/w. 
P la s t i c  ,packages have wide indus- 
t r i a l  appl icat ions where the specif ied 
temperature range is 0 t o  +7OoC.  
Mil i tary appl icat ions require  a -55 
t o  +l25OC temperature range and ceramic 
i s  usually  required.  (Ceramic  an a l s o  
be leak tested, while molded p l a s t i c  
cannot. ) 
DIP Space Eff ic iency.  
The DIP i s  the  leas t  space-ef f ic ien t  
I C  package i n  wide use. It i s  approxi- 
mately 0.30 inch wide and 0.70 inch 
long, and i t s  height above the  mounting 
board i s  about  0.25  inch. Only about 
3 packages can be accommodated per  
square inch;  this  i s  about half the 
packaging density of the modified TO-5. 
Although the package is  not as 
small as other package types, i t  i s  
easy t o  handle and can be prec ise ly  
located. Each lead may be individually 
welded or  so ldered  to  a pr in ted  c i r -  
c u i t  board. 
Figure 3-15 shows D I P ' S  mounted 
on a pr in ted  c i rcu i t  board .  
COURTESY OF AUGAT 
FIGURE 3-1 5 
MOUHTEO DUAL-IH-LIHE PACKA6ES 
COURTESY OF AUGAT 
F I G U R E  3-16 
MOUHTIHG DIP'S WITH THE GUIDE MATRIX AHD 
ALIGNMEHT TOOL 
DIP Design 
F l e x i b i l i t y  - The s i z e  of the  DIP 
f ac i l i t a t e s  hand l ing ,  and  no spec ia l  
lead adapters are   required.  The 
exposed leads can be probed from both 
the  top and the  bottom of the  mounting 
board for   t roubleshoot ing .  The rugged 
construct ion of the leads allows prob- 
ing without damage to the  leads.  The 
wide lead spacing minimizes the hazards 
of short ing.  
The DIP is avai lab le  with 14 and 
16 leads, but the 14-lead version is 
the  most widely used. A t  l e a s t  one 
manufacturer  bel ieves  that  DIP packages 
can be constructed with a s  many a s   5 0 -  
leads.  
A guide matrix and a l ign ing   f i x tu re  
(Figure 3-16) can be used f o r  hand 
i n s e r t i o n  of the dual-in-line packages. 
The guide matrix is posi t ioned over  
t he  ho le  pa t t e rn  in  a PC board. The 
package is p laced  in  the  a l ign ing  f ix tu re  
and then located over  the appropriate  
ho le  pa t te rn  and in se r t ed  in to  the board 
with s l igh t  pressure .  This  process is 
repeated until a l l  packages are mounted 
-- a t  which time the guide matr ix  s l ides  
off the board without dislocating the 
packages. 
3.2.3  Comparison of the I C  Packages 
The D I P  , flat  pack, and modified TO-5 are empazed in Table 3-1. 
3.2.3.1 Standardizat ion 
Many types of package a re  ava i l ab le  fo r  u se  with in tegra ted  c i rcu i t s ,  bu t  
s tandardizat ion i s  d i f f i c u l t  because of the  rapid advance of the technology. 
The modified TO-5 and the  1/8 by 1/4-inch f l a t  pack are now used i n   l a r g e r  quan- 
t i t i e s   t h a n  any of t he  o the r  package types (plastic DIPS a re  f r equen t ly  Used in 
indus t r i a l  app l i ca t ions ) .  The i r  popu la r i ty  is probably the r e s u l t  of the 
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large  quantity of test  data  available on them. The  current  trend in commercial 
systems  favors  the  modified  TO-5 or the DIP. 
TABLE 3-1  
COMPARISON OF IC PACKAGE TYPES 
Elements 
of Merit 
Hermeticity 
Number of Leads 
Handling  Convenience 
Surface  Mounting 
Capability packages 
per sq. in. f 
RFI Shielding 
Modified 
TO- 5 
Excellent 
12 Maximum 
eJc = 80°c/w 
eJA = 180 Oc/w 
Good 
5 
Good 
I 
Pack 1 DIP 1 
I 
Good 1 Good  (Ceramic) 
14 usually I14 (usually) I 
Fair  to  poor IExcellent I 
10 (1/4 X 1/81 3 
Poor Poor 
The  Electronic  Industries A sociation(EIA) has  registered  eight  flat-pack 
designs (10 and 14 leads) in four basic  configurations  (Table 3-2). Thus  it 
apdars that  some  package  standardization s possible,  though  new  types will 
continue  to  enter  the  market for some  time to come. 
TABLE 3-2  
EIA-REGISTERED-FLAT PACKAGES 10.035-INCH THICKNESS] 
-, Designation Package  Dimensions 
14 0.330-0.350 X 0.240- TO-88 14 0.250 x 0.125 TO-84 
Leads " - Leads 
Number Package  Dimensions Designation Ny:er ( inches ) ( inches ) of 
0.260 
TO-85 
10 0.250 X 0.160-0.185 TO-90 14 0.250 x 0.250 TO-86 
10 0.250 x 0.125 TO-89 14 0.250 X 0.160-0.185 
TO-87 10 0.250 X 0.250 TO-91 14 0.375 X 0.250 
3.3  INTERCONNECTION  TECHNI[IUES 
New  generations of electronic  systems  will  require  increasingly  dense  and 
complex  interconnections,  and  the  trend  toward  higher  operating  frequencies  will 
necessitate  extremely  careful  design,  even of single  conductors.  Conductor  width, 
spacing,  and  dielectric  material  are  electrically  critical  and in m y  cases 
directly  related  to  signal  propagation,  noise  figure,  pulse  shape,  and  other 
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system parameters. Therefore, i t  is mandatory that designers of systems and 
c i r c u i t s  become thoroughly familiar with new interconnection techniques. Th i s  
sect ion i s  a discussion of the three most used techniques: conventional printed- 
wiring boards (single- and double-sided), welded-wire planes, and mult i layer  
printed wiring boards. 
3.3.1 Conventional  Printed-Wiring  Boards 
The conventional printed-wiring board consists of a glass-epoxy insulating 
base on which a copper interconnection pattern has been etched (Figure 3-17). 
The photolithographic etching process, which leaves a copper pattern approximately 
0.003 inch thick,  is descr ibed  in  MIL-STD-275A. 
3.3.2 Welded-Wire Planes and  Assemblies 
Welded-wire planes are  two layers  of wire or  metal  r ibbon (usual ly  nickel)  
pos i t ioned  a t  r igh t  angles  to each other and separated by a t h i n  p l a s t i c  f i l m .  
The l aye r s  a re  welded together through prepunched holes i n   t h e   p l a s t i c  film. 
there external connections are required,  the metal  r ibbons are welded t o  connect 
pins.  An assembly is then encapsulated i n  a hard epoxy. The completed u n i t  i s  
shown in   F igure  3-18. COURTESY OF ELECTRONIC  D SIGN N WS 
COURTESY OF MOTOROLA 
FIGURE 3-17 
PRINTED WIRING BOARD 
FIGURE 3-18 
WELDED WIRE ASSEMBLY 
Welded wiring permits 400 o r  more connections per square inch. Welded-wire 
networks must be encapsulated, since they would o t h e r w i s e  o f f e r  l i t t l e  o r  no 
support  to  a t tached components; therefore,  they weigh more than an equivalent 
multilayer printed-wiring card. One plane is approximately 0.007 inch thick.  
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3 . 3 . 3  Multilayer  Printed-Wiring  Boards 
Multilayer  printed  wiring is emerging  as  the  solution  to  interconnection 
problems  associated  with  high-density  packaging.  Consequently,  the  balance of 
this  discussion  will  be  concerned  with  this  particular  technique.  Multilayer 
boards  are  used (1) to  save  weight  and  space  in  interconnecting  circuit  modules, 
( 2 )  to  eliminate  costly,  complicated  wiring  harnesses, ( 3 )  to  provide  shielding 
of  a  large  number of conductors, (4) to  provide  uniformity  in  conductor  impedance 
in  high-speed  switching  systems,  and (5) to  provide  greater  wiring  density  on 
boards. 
Figure 3-19 illustrates  the  various  individual  boards  that  are  mated  to  form 
the  multilayer  unit.  Although  all  multilayer  boards  are  constructed in a  similar 
manner,  there  are  various  methods for interconnecting  the  circuitry  from  layer 
to layer.  Three  proven  methods  are  discussed. 
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3.3.3.1 Clearance-Hole  Method 
In the  clearance-hole  process, 
a  hole is drilled in the  copper 
island  (terminating  end)  of  the 
appropriate  conductor on the  top  layer, 
providing  access  to  a  conductor on the 
second  layer  (Figure 3-20, hole A). 
The  clearance  hole is filled  with  solder, , 
and  the  desired  connection  is  completed. 
Usually  the  hole is extended  through 
the  entire  assembly  at  the  connection 
site. This  small  hole is necessary 
for  the solder-flour process  normally 
used  with  this  interconnection  method. 
To  interconnect  conductors  located 
several  layers  below  the  top, a stepped- 
down-hole  process is employed  (Figure 
3-20, hole B). Before  assembly,  a 
clearance  hole is provided  down  to 
the  first  layer  to  be  interconnected 
(in Figure 3-20, through  layers 1 and 2 
to  layer 3 ) .  The  first  layer  to  be 
interconnected (3) is predrilled  with 
a  smaller  hole  than  that of layers 
1 and 2 ;  succeeding  layers  to  be 
connected  have  progressively  smaller 
clearance  holes.  After  assembly, 
a portion of the  islam3  areas  is  exposed  on  the  conductors  that  are  to  be 
interconnected.  The  stepped-down  hole  is  then  filled  with  solder,  completing  the 
connection.  Obviously,  the  larger  the  number of interconnections  required  at 
one  point,  the  larger  must  be  the  diameter of the  clearance  hole  on  the  top 
layer.  Large  clearance  holes  on  the  top  layer  result  in  less  space f o r  compo- 
nents and therefore  reduce  packaging  density. 
3.3.3.2 Plated-Through-Hole  Method 
The  plated-through-hole  method of interconnecting  conductors is illustrated 
in Figure 3-21. The  first  step is to  assemble,  temporarily,  all  the  layers  into 
their  final  configurations.  After  holes  corresponding to required  connections  are 
drilled  through  the  entire  assembly,  the  unit is disassembled.  The  internal  walls 
of those  holes  to  be  interconnected  are  plated  with  metal (0.001 inch  thick), 
which,  in  effect,  transfers  the  conductor  on  the  board  surface  into  the  hsle  itself 
(.the process is identical  to  that  used for standard  printed-wiring  boards).  The 
boards  are  then  reassembled  and  permanently  fixed  into  their  final  configuration; 
all  the  holes  are  then  plated  through  with  metal. 
- 2 R l h m D  CONDUCTOPS -PRINTED WlRlUG ROm 
(FOP BONOIUG'I 
EPOYY G L A ~  
FIGURE 3-21 
PLATED-THROUGH TECHNIOUE 
3.3.3.3 Layer-Build-Up  Method 
In the  layer-build-up  method, 
conductors  and  insulation  layers  are 
alternately  deposited  on  a  backing 
material  (Figure 3-22). This method 
yields  all-copper  interconnections 
between  layers and therefore  is  more 
reliable  than  the  other  two  techniques. 
3.3.3.4 Comparison of Methods 
Each  interconnection  technique 
has  its  advantages  and  limitations, 
as follows: 
(1) C o s t .  For small  quantities  the  clearance-hole  method  is  the  cheapest 
since  it  requires  a  minimum of equipment  and  engineering  capability. 
However,  the  cost of applying  this  method  goes  up  drastically for 
larger  quantities -- even  though  fabrication  is  simple,  the  operations 
are  quite  time-consuming.  The  plated-through-hole  method is usually 
moderate  in  cost for both  small  and  large  quantities.  Built-up  layers 
are  generally  more  expensive  than  the  other  two  types,  regardless of 
the  quantities  involved.  However,  various  interconnection  designs  can 
have  effect on the  multilayer-board  price. For example,  in  the 
built-up  layers,  interlayer  connections  are  made  without  bringing  the 
connections  to  the  surface  (as is necessary in the  other  two  methods), 
allowing  greater  flexibility  in  wiring  layout.  Thus  fewer  layers  are 
needed for the  complete  board, and a  price  lower  than  that for the 
plated-through-hole  method  may  result. 
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FIGURE 3-22 
LAYER BUILD-UP TECHNIOUE 
techniques. 
(2) Density. The build-up method 
yields  the  highest  packaging 
density,  since  its  internal 
interconnections  do  not 
require  corresponding  holes 
in other layers.  The 
clearance-hole  technique 
offers  the  lowest  packaging 
density of the  three  methods 
because of the  oversized 
holes  required. 
(3 ) Reliability . As previously 
mentioned,  the  built-up 
layers form the  most  reliable 
interconnections,  because 
of their  solid-copper  makeup. 
The  clearance-hole  method 
is the  next  most  reliable; 
the  plated-through  technique 
the  least  reliable. In the 
latter  case, uniform metali- 
zation  has  proven  difficult 
to  achieve. 
(4) Maintainability. In general, 
interconnections  made  by 
the  clearance-hole  method 
are  the  least  difficult o rework.  Plated-through  connections  are 
second;  built-up  layers  are  third. In the  built-up  layers,  it is 
usually  difficult -- if not  impossible -- to  rework  any of the  internal 
connections. 
Table 3-3 summarizes  the  advantages  and  limitations f the  three  interconnection 
TABLE 3-3 
COMPARISON OF MULTILAYER-BOARD INTERCONNECTION TECHNIOUES 
[RELATIVE RATING, WHERE 1 'IS HIGHEST) 
Technique Ease of Repair Reliability Density Cost* 
Clearance  Hole 
Plated-Through 
1 3 3 3 
Hole 2 
*%all  quantities. 
3 1 1 ,  1 Built-up  Layers 
2 3 
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3.3..4 Package Tie-Dxm Techniques 
For connecting  modules or components  to  multilayer  boards,  the  conventional 
method is to  solder  their  leads or pins  into  the  holes of the  boards.  Other 
means of component  attachment  have  been  tried  successfully.  These  include  resis- 
tance  welding of component  leads  to  tabs,  pins, or eyelets  protruding  over  the 
surface of the  boards;  and  parallel-gap  welding  to  tabs  made of nickel,  Kovar, 
special foils, or plain  copper on the  board  surface  (Figure 3-23). The  common 
hand,  dip,  and  wave  soldering  processes  have  been  supplemented  with  techniques 
such  as  resistance  microsoldering,  controlled-heat-zone  soldering,  and  hot-air 
soldering. 
3.3.5 Multilayer-Board 
Fabrication 
A six-bit  parallel  adder,  containing 
integrated  circuits  mounted  in  the 
modified TO-5 package, will be  used 
to  illustrate  the  multilayer  assembly 
process. A diagram of the  intercon- 
nections  required for each IC is shown 
in Figure 3-24. Figure 3-25 illustrates 
the  probe-side  and  component-side 
signal  layers of the  multilayer  board. 
Sandwiched  between  these  two  signal 
FIGURE 3-23 planes  are four voltage  planes  that 
PARALLEL GAP WELDING distribute  voltages  to  the  appropriate 
pins.  Examination of the  pin  layouts 
on the  individual  circuits will show 
that  bias-voltage  inputs  are  well  standardized for the  various  pins; for example, 
Vcc is distributed  through  pin 3 on  the  gates,  flip-flops,  etc.  This  standardiza- 
tion of pin  breakouts  lends  itself  to  the  multilayer  technique  shovm  in  Figure 
3-26. The  smaller  openings  in  these  patterns  are  holes  that allow the TO-5 leads 
to  go  through  unshorted.  The  dark  areas  on  the  boards  are  copper.  Note  that  on 
each of the  voltage-distribution  boards  one  particular  pin is shorted  to  the 
copper  area. 
Figure 3-27A shows  the  bias-voltage  plane  that  distributes  the  VaB  voltage 
to  the  logic  unit. This  distribution is accomplished  by  connecting  pin 1 (output) 
of the  bias-drive  unit  to  pin 1 (bias  input) of all logic  units.  The  VBB  plane 
is subdivided  into  seven  smaller  planes,  with  one  bias  driver  supplying  the 
necessary  voltage for each  plane. 
Figure 3-27B shows  the  termination-voltage  plane,  which  distributes  the Vw
voltage  generated  by  the  line  drivers  to  the  terminating  resistor of long  signal 
lines  through  pin 5. The  Vm  plane is subdivided  into  five  smaller  planes,  with 
one  line  driver  supplying  the  voltage for each  plane. 
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FIGURE 3-24 
INTERCONNECTIONS FOR 6-BIT PARALLEL ADDER 
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COURTESY OF MOTOROLA 
Probe-Side  Signal  Layer Component-Side  Signal  Layer 
FIGURE 3-25 
PROBE-SIDE AND COMPONENT-SIDE SIGNAL LAYERS 
Vcc  VOLTAGE  DISTRIBUTION LAYER. PLANE NO. 4 VEE VOLTAGE DISTRIBUTION LAYER. PLANE NO. 2 
FIGURE 3-26 
VOLTAGE DISTRIBUTION LAYERS 
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COURTESY OF MOTOROLA 
VBBVOLTAGE DISTRIBUTION LAYER. PLANE NO. 3 
(a)- 
Vn VOLTAGE DISTRIBUTION  LAYER.  PLANE NO. 5 
(b) 
FIGURE 3-27 
VOLTAGE DISTRIBUTION LAYERS 
SIGNAL PLANE NO. l&p-~~~pE~- 
COURTESY OF MOTOROLA 
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FIGURE 3-28 
CROSS SECTION OF BONDED MULTILAYER BOARD 
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Figure 3-28 is  a cross  section of the  multilayer  board,  with  the  various 
layers  identified  according  to  function a d material.  The  bonding of these  boards 
requires  accurate  registration and a thermocompression  technique.  The  completed 
multilayer  board is shown in Figure 3-29. 
COURTESY OF ELECTRONICS.  McGRAW-HILL @ 1966 
FIGURE 3-29 
SIX-BIT P A R A L L E L   A D D E R  
3.3.6 Density 
The m+.mum density of modified To-5 
packages is about  five  per  square  inch 
on two-sided  boards  and  about 8 per 
square  inch  on  multilayers.  The 
corresponding  densities for the  smaller 
flat  packs  are  roughly 6 and 10 packs 
per  square  inch. An increase in the 
number of components  on a multilayer 
board -- with  the  same  component  den- 
sity  maintained -- requires  an 
increase  in  the  number of layers 
as  well  as in surf ace  area. The 
additional  layers  are  needed  to  provide 
the  capacity for the  added  intercon- 
nections. For example,  to  connect 25 
flat  packs,  three  to  four  layers  are 
usually  sufficient (1- by  3-inch 
board); to interconnect 50 to 60 
flat  packs,  between  five  and  six  layers 
might  be  required (2- by &inch  board) ; 
to  interconnect 450 flat  packs, 12 
layers  might  be  required (6- by  +inch 
board).  However, an  increase  from 5 
to 10 layers  will  increase  the  cost f multilayer  boards  (made  by  the  plated- 
thro&h-hole  method)  by  only .30 to 40 percent.  This  explains  the  tendency  toward 
the  production of larger  boards.  Figure 3-30 shows  the  required  number of layers 
and  required  board  areas  as a  fm-ction of the  number of fiat  packages. 
3.3.7 Heat  Distribution 
Equalizing  the  distribution  and  removal of heat in SYStemS  utilizing 
integrated  circuits is  a major  design  consideration. A typical  heat-sink  arrange- 
ment for multilayer  boards is shown.in  Figure 3-31. The  heat-sink  layer is 
usually  about 0.006 inch of copper,  added  (quite  inexpensively)  during  the 
normal  plating  stage of manufacturing. A method fpr removing  heat  from  closely 
assembled  modified TO-5 packages is shown in Figme 3-32. 
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BOARD AREA VS. "Bw OF  PACKAGES 
of 9 packages  [1/8 X 1/41 per 60- (Based on M a x l m u m  Packaging  Density 
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FIGURE 3 - 3 0  
REIlUlRED BOARD AREA  AND NUMBER OF LAYERS 
AS FUNCTIONS OF NUMBER OF FLAT  PACKAGES 
Plated  Flat  P ck 
Copper Sheet' 
3.3.8 Electrical  Characteristics 
3f  Multilayer BDards 
The current-carrying  capacity of 
conductors is usually  more  than  adequate 
for milliwatt  circuitry  interconnected 
by multilayer  boards.  The  ohmic  resis- 
tance is not  a  highly  important  factor, 
except in cases  where  conductive  paths 
are  very  long. For  an  approximate 
calculation of conductor  resistance, 
the  following  values  can  be  used: 
Ohms Per  Foot  Length 
Foil  Thickness  Per  Mil  Width  of C n- 
ductor 
1-ounce  copper 6 
2-ounce  copper 
( standard ) 3 
3-ounce  copper 2 
I 
FIGURE 3-31 
TYPICAL HEAT-SINK ARRANGEMENT 
FOR MULTILAYER BOARDS 
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Thus  a  2-ounce  copper  conductor 0.01
inch  wide  has an approximate  resis- 
tance of 0.3 ohm  per foot;  the  same 
conductor 0.020 inch  wide  has  a  resis- 
tance of 0.15 ohm per  foot. 
COURTESY OF MOTOROLA 
Int.gr0t.d Circuit 
Packages 
0 0 0  
FIGURE 3 - 3 2  
METHOD FOR REWOViNG  HEAT  FROM 
CLOSELY ASSEMBLED TO-5 PACKhGES 
A more impor tan t  e lec t r ica l  aspec t  of multilayer boards is t h e  d i s t r i b u t i v e  
capacitance between conductors. This  capacitance i s  qui te  small  between two 
conductors i n  t h e  same layer,  but i s  su f f i c i en t ly  l a rge  between conductors located 
d i rec t ly  oppos i te  each  o ther  on ad jacent  layers  tha t  it must be accounted for i n  
high-frequency designs. The following general  equation can be used to  obta in  an  
approximate value of dist r ibut ive capaci tance,  C: 
c=, Ke0Pf 
where K = die lec t r ic   cons tan t ;  eo = permi t t iv i ty  of f ree   space  (3.6 x pf/inch); 
A = conductor area; and d = distance between conductors. 
T h i s  equation gives values approximating, but lower than, the values obtained 
by ac tua l  measurement. Therefore,  the calculated values should not be used i n  a 
worst-case analysis. A typ ica l  appl ica t ion  of the equation is shown below; the 
data are taken from Table 3-4. 
Conductor width = 0.030 inch 
Conductor length = 10 inches 
Distance between conductors = 0.076 inch 
Dielectr ic  constant  ( K )  = 5.4 
- = (5.4)  (3.6 x 10-3pf/inch) (3 X inch)  (10 inches) = o,77 pf. KeoA 
7.6 x 10-2 inch 
TABLE 3-4 
TYPICAL  DIMENSIONS  (IN  INCHES] OF 
MULTILAYER BOARD MATERIALS 
Thickness of copper conductors 
Width of copper conductors 
Thickness of copper heat sink 
Thickness of g l a s s  epoxy board 
(for conductor  support ) 
Thickness of g l a s s  epoxy board 
(for bonding purposes) 
0.003 t o  0.005 
0.020 t o  0.030 
0.006 t o  0.008 
0.016 t o  0.062 
0.060 t o  0.100 
(Dielectr ic  constant  f o r  g l a s s  epoxy: 4.8 t o  5.4) 
The capacitive coupling between conductors can be minimized by (1) increasing 
the  insu la t ion  th ickness  between layers  , (2)  narrowing the conductor width and 
increasing the dis tance between conductors, and (3) rou t ing  c i r cu i t ry  on one 
l a y e r  a t  r i g h t  a n g l e s  t o  t h e  c i r c u i t r y  on the  o the r  l aye r .  In  the case of c i r -  
cui ts  located over  the shield or ground plane,  the ent i re  length of a conductor 
i s  capacit ively coupled to that plane,  for which allowance must be made i n   t h e  
design. 
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The calculat ion of c h a r a c t e r i s t i c  impedance f o r  m i c r o s t r i p  l i n e s  i n  
multilayer boards for high-frequency application i s  a complex procedure and 
will not  be covered here. 
3.3.9 Ground Planes and Shielding 
Solid copper planes, with clearance holes etched out in areas where no contact 
i s  desired, can be placed anywhere within the multi layer board.  These planes 
serve  to  minimize interference,  or  cross- ta lk ,  between v a r i o u s  c r i t i c a l  c i r c u i t s  
and t o  shield the c i rcu i t s  wi th in  the board from external interference. 
3.3.10 Board Design  Considerations 
Of i n t e r e s t  t o  system designers i s  the  re la t ionship  between design requirements 
and cost  of multilayer boards. The overa l l  board  s ize  and number of layers  do not 
a f f ec t  p r i ce  s ign i f i can t ly ;  t he  dens i ty  of terminal points o r  holes and the 
corresponding density of interconnections are the main var iables  control l ing cost .  
The approximate dividing line between the cheaper and cos t l i e r  ve r s ions  of multi-  
layer boards i s  the hole-center separation distance of 0.100 inch. Multilayer 
boards with hole centers spaced 0.100 i n c h  o r  more apart  have room f o r   a t   l e a s t  
one conductor between the terminals.  This  makes possible  the placement of 0.020- 
inch conductors on 0.020-inch spacing, and a l lows  reg is t ra t ion  and hole-location 
tolerances of a t   l e a s t  20.005 i n c h ,  a l l  of which are  wel l  within the s ta te  of 
t h e  a r t  of printed-circuit manufacturing. The production of such boards wi th  
good yields does not present serious difficulty.  For boards with hole spaces 
of less than 0.100 inches, a l l  parameters and tolerances must be decreased propor- 
t iona l ly .  When the design requires 0.010-inch conductors and spacing, and to le r -  
ances of r0.001 inch on layer  th icknesses  or  rO.003 inch on hole location and 
layer  reg is t ra t ion ,  the pr ice  increases  rapidly.  
To reduce manufacturing costs, a common prac t ice  i s  to  process  many small 
boards on a large panel  and separate them i n  t h e  l a s t  s t e p s  of the manufacturing 
cycle. If the  to le rances  a re  wide, large panels with small  individual  c i rcui ts  
can be processed without difficulty. Manufacturing costs increase when close 
terminal-area spacing and t i g h t  to le rances  a re  demanded. Panel size must be 
reduced to ensure accuracy of r e g i s t r a t i o n  and hole location, so that  only a few 
mul t ip le  c i rcu i t s  can  be processed simultaneously on the  panel. The difference 
in  cos t  between wide- and narrow-tolerance circuits can be 80 percent  or  more. 
3.3.11 Device Mounting Considerations 
The following are some gene ra l  ru l e s  fo r  mounting components to  mul t i layer  
boards : 
(1) If some d i s c r e t e  components are  included in  the design,  these heavy 
components should be located near the secured edge of the  board t o  
minimize shock and v ibra t ion  e f fec ts .  
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(2) In high-density  packaging all  components will normally  require  heat 
sinks. 
(3) The IC's with  the  highest  dissipation  should  be  mounted o  their  heat 
sinks  at  points  nearest  the  connection  to  the  main  heat  sink,  since 
such  points  are  the  coolest. 
(4) Whenever  possible,  the  IC's  with  the  greatest  number of interconnections 
should  be  located  close  to  each  other. This will reduce  the  complexity 
of the  interconnecting  circuitry. 
3.3.12 Delivery  Time 
From  the  date  that  artwork f o r  a  multilayer  board is approved,  the  minimum 
delivery  Lime is about four weeks. To produce and check  out  the  artwork  may  take 
three or four  weeks,  giving a minimum  delivery  cycle of seven  weeks. The  user 
frequently  prepares  the  artwork  himself. 
As with  other  equipments,  there is no  assurance  that  the  multilayer  board 
will operate  as  specified  until  the  first  unit is assembled  and  tested.  Hand- 
urired breadboards do not  exactly  reproduce  the  conditions f the  completed  multi- 
layer  boards,  since  the  parameters of conductors in multilayer  boards  are  quite 
different  from  those of wires on breadboards.  However,  after  the  prototype- 
development  stage  has  been  completed,  system  production  can  be  achieved  within 
four  to  five  weeks.  Thereafter it  is  only a  matter of scheduling  to  keep  the 
flow of multilayer  boards  at  the  required  level. 
3.3.13 LSI Considerationv 
A major  advantage of LSI is the  reduction in interconnections.  The  total 
number of connections  required f o r  a  system is reasonably  constant  regardless of 
how  the  system is fabricated. The  type  of  connection,  however, and its  frequency 
of occurrence  can  vary  drastically  from  one  approach  to  another. LSI substitutes 
intraconnections  for  interconnections, i.e., metalization  within  the  package  for 
soldered or welded  connections  external  to  the  package. 
The  reduction in external  leads  afforded  by  the  use of LSI devices  instead 
of equivalenb  numbers of IC's is difficult  to  predict  because of the  effect 
system  partitioning  has on external-pin  requirements. It can  only  be  stated 
that  the  pin  requirement f o r  an LSI device will be  considerably lourer. 
Earle* has  shown  that  the  external-pin  requirement f o r  relatively  simple 
circuits  depends on where  the  circuits  are  partitioned. The minimum  pin 
appears  at  a  function  level or a  multiple of it. This is illustrated in 
3-33. 
*J. Earle,  "Digital Computers:' Electronic Design, 7 December 1964, p.39. 
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requirement 
Figure 
_. " " 
Note  that  the  pin  requirements  are  different for he  two  types of logic 
having  the  same  circuit  complexity.  Control  circuits will typically  have  a  greater 
requirement for  pins  than  data-processing  circuits,  because  the  control  circuits 
usually  require  intermodule  connections. 
To  show  the  effect of pin  reduction  by  the use of LSI, the  following 
hypothetical  case is presented. The  data and partitioning  are  based on an 
actual  subsystem**  fabricated  with  IC's  mounted on nine  double-sided  grinted- 
circuit  boards. 
For  purposes of comparison,  it is assumed  that  the  number of gates  required 
for each  function  can  be  fabricated on a  single  wafer  and  intraconnected  as 
required. 
Table 3-5 compares  the  number of packages,  pin  requirements,  and  pin-to-gate 
ratio  for LSI and  IC. Four different  types of IC's  are  required for the  sub- 
system; a gate,  inverter,  buffer, and flip-flop.  The  total  number of IC's 
required is 1550, as compared  with  seven  different  types of LsI devices  and 
a total  requirement of nine  devices. 
I 
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TABLE 3-5 * *  
COMPARATIVE LSI  AND IC PACKAGE, PIN, AND  GATE REI IREMENTS 
Functional 1 
Input/Output 
Format/Control 
Register A 
B 
C 
Process/ A Unit 
B Unit 
C  Unit 
D Unit 
LsI , 1 Estimated Packages  Required Equivalent 
Gates 
1 
1 
1 
1 
1 
1 
1. 
1 
1 
L 
T Pins  Per Gatt 
LSI IC 
0.28 5.6 
0.20 5.6 
0.07 
0.07 
3.2 
3.2 0.07 
3.2 
0.15  5.6 
0.24 5.6 
0.25 5.6 
0.33  5.6 
lementation of System 
ylvania  Electronic  Systems 
**R. Rice,  "The  Packaging  Revolution , Part V: Simpler  Designs  for  Complex  Systems", 
- J  
Electronics 7 February 1966, p.109. 
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FIGURE 3-34 
RELATIONSHIP O F  PIN REOUIREMENTS TO CIRCUIT COMPLEXITY 
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The  three  registers  are  identical. This  reduces the  number of different  types 
of LSI devices  that  are  required in the  system. If they  were  different,  two 
additional  types  would  be  required. For  logistics  purposes,  the  designer 
should  try  to  keep  the'  number of different  types of parts  to  a  minimum. 
It  is expected  that  most LSI devices  will,  in  general,  not  be  used  often. 
In fact,  the  more  complex  the  device,  the  less  use  it  will  have.  Figure 3-35, 
a plot of the  relative  usage  as  a  function  of  the  number of gate  functions  per 
LSI, indicates  that  usability  drops  rapidly as complexity  increases. A device 
containing  more  than 30 gates  has  a  use  factor  of  less  than 0.6. The  conclusion 
to  draw is that LSI devices  will  not  have  high  use  factors;  thus  the  designer 
should go to  the  highest  complexity  possible  within  the  state  of  the  art,  because 
he  will  gain  the  most  advantage  from  high  complexity. The  use  factor  is  not  an 
important  consideration for  gate  complexities  above 30 and  can  be  disregarded for 
complexities  above 80 gates  per  wafer. 
Number of Gate  Functions  Per LSI 
Fl6URE 3 - 3 5  
COMPARISON OF LSI COMPLEXITY VS USABILITY 
I I I I 
I 
0 20 40 60 80 
* 3.4  INTRACONNECTIONS 
Intraconnections  are  metalizations  which  connect  various  components  the
die.  They  may  also  be  considered  as  metalizations  within  a  package  connecting 
various  flip-chip  dice.  The  difficulties  associated  with  interconnections  are 
also associated  with  intraconnections,  primarily  in  multilevel  metalizations 
required for  high-density  packaging. 
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LSI devices will require  a multi level intraconnection system. The problems 
associated with intraconnecting the ga tes  on the wafer are toplogical  and e l e c t r i c a l .  
Crossovers  for  bias  and signal-voltage metalizations are required; the res i s tance  
of the metal izat ions and contact  res is tance a t  the corssover-oxide steps must be 
low. A multilevel crossover system i s  composed of the following: 
. The first l e v e l  of meta l i za t ion  in t r acwnec t s  t he  components t h a t  form 
each  c i rcu i t .  These c i r c u i t s  form a matrix array on the wafer. 
. A layer  of i n su la t ion  sepa ra t e s  the first layer of metal izat ion from 
the next layer.  Holes are etched through the i n s u l t a t i o n  to the first 
l e v e l  of metalization. 
. A second l e v e l  of metalization i s  deposited on the insu la t ing  layer  and 
forms the second level of intraconnections. Connection i s  made between 
the two l e v e l s  v i a  the holes  in  the  insu la t ion  layer .  Addi t iona l  layers  
of metal izat ion may be fabr ica ted  by repeat ing the insulation and 
metal izat ion steps. A typical two-layer metalization system i s  shown 
below : 
Second Level Metal 
First  Level  Lletal Insulation 
Second Level Metal 7 rFeedthru 
/ \ 
First Level Metal Insulation 
TWO-LEVEL LEAD CROSSOVER 
Aluminum meta l iza t ion   used   in  
current  IC’s i s  one-mil wide and 8000A 
thick.  This gives  a sheet res i s tance  
of 0.03 ohms per  square. LSI devices 
will probably require thicker metaliza- 
t i o n  to compensate f o r  thinner l i n e  
widths and expected contact resistances 
of between 0.1 and 0.3 ohms per cross- 
over. The intraconnection of a large 
number of gates on a wafer requires:  
- A method of intraconnecting 
only good gates 
Mult iple  l e v e l s  of i n t r a -  
connections 
There a r e  two basic approaches 
used f o r  intraconnect ing the good 
gates: fixed wiring and discretionary 
wiring*. 
*For a detai led discussion of discretionary wiring, see J.W. Lathrop, LSI 
I n t e  r a t i o n  Through Discretionar Interconnection, T I  Report, 1966, a m  
H. PEeitag, “ D e s i g D a p e r  10-2, 1965: 
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The fixed-wiring  approach  uses  a  single  set of metalization  masks  for 
identical LSI devices. Each  circuit  element in the  wafer  is  tested  before 
metalization. The bad  circuits  are  automatically  marked,  and  the  wafer is 
examined to determine  which  portions of the  wafer  meet  the  topological  requirement 
for  the  mask set.  These  are  then  separated  from  the  wafer  and  metalized.  The 
good  portions of the  wafer  that  cannot  be  used for the LSI device  are  diced  and 
packaged  as  individual I C ' s .  This  method  provides  low  metalization  costs  but 
is  highly  dependent  upon  the  wafer yi ld-.  Many  device  manufacturers  believe  this 
is the  best  approach  to  the  metalization  problem.  Those  advocating  this  approach 
are  referred  to  as  the "100 percent  club"  because of their  dependence on high 
wafer  yield. 
The discretionary-wiring  approach is  not  as  sensitive  to  wafer  yield  but 
is highly  dependent upon costly  computing  equipment. In this  process,  the  circuit 
elements on the  wafer  are  tested, and the  results  are  stored  in  a  computer.  The 
computer is programmed  to  provide an intraconnection  pattern for a  particular 
array.  A mask is made  by an automatic-exposure  process  under  control of the 
computer. 
This  system  uses  a  flying-spot  scanner  whose  image  is  projected  onto  a 
high-resolution  CRT.  The  CRT  image is used  to  expose  a  high-resolution  plate, 
which  will  be  used as the  mask. The scanning  routine  starts  with  the  shortest 
paths  and  proceeds  to  the  longest. It  may  be  necessary  to  perform  the  routine 
more  than  once. 
The  result i s  that  each  wafer  has  its own custom  intraconnection  pattern 
of good  circuits. The bad  circuits  remain on the  wafer  but  are  not  intraconnected. 
Either of these  methods  can  be  modified  by  using  the  "master-slice"*  approach 
at  the  matrix-element  level. The  matrix  elements  are  intraconnected  by  the  first 
metalization,  which  can  vary  within  certain  constraints  to  provide  different 
circuit  arrangements  within  each  matrix  element. 
Typical  two-level  metalizations  are  composed of A1-SI02-A1. A serious 
problem  affecting  this  technique  is  the  incidence of pinholes  that  reduce  the 
device  yield.  Pinholes  are  caused  by  perturbation r discontinuities  in  the 
metal or oxide. The  result  is  a  short or near-short  through  the  oxide,  causing 
the  device  to  fail. 
Another  important  phenomenon,  which  manifests  itself  by  frequent  short 
(or  near-short)  circuits, is  the  inherent  mechanical  weakness of the  A1-Si02-A1 
system.  During  testing,  it is necessaryto prove  the  wafer;  a  light  touch of the 
steel  point will often  cause  a  short. This  situation is not  peculiar to LSI but 
may  be  complicated  by  the  multiple  layers of metalization. 
q.1. Tradename  for a standard  substrate of active and passive  components  that 
are  custom  intraconnected  to  give  the  desired  circuit  function. 
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A complex ar ray  may conta in  as  many a s  5000 crossovers. The f a i l u r e  of a 
single crossover may cause the ent i re  array to  f a i l .  The cos t  to  process  a wafer 
t o  t h l s  p o i n t  is high; thus the frequency of f a i l u r e  must be extremely low if 
reasonable  pr ices  for LSI devices are to be obtained. 
3.5 OPERATIHG FREIlUEHCY 
The I C  operating frequency stated by the manufacturer on the specification 
sheet is usual ly  a maximum device frequency under ideal condltions. Only when the  
e f f ec t s  of temperature,  variations in supply voltage,  actual physical  layout,  and 
capacitive loading from other devices are determined is it  possible to determine 
the actual operating frequency. 
When buffer  ampl i f ie rs  and d r ive r  un i t s  a r e  r equ i r ed ,  add i t iona l  speed may 
be l o s t  because some of t h e s e  u n i t s  a r e  slow. For logic  c i rcui ts  an est imate  of 
the  ac tua l  maximum operating frequency is about  half  the ideal  repet i t ion rate 
specif ied by the manufacturer. 
Aside from the frequency constraints associated with the design of the  
I C  c i r c u i t , t h e  most important single factor affecting frequency is capaci t ive 
loading. T h i s  e f f e c t  can be reduced by mderstanding where the  d i f f i cu l t i e s  occur  
and packaging the system to minimize these  paras i t ics .  
There is a capacitance associated with the  input  of the device.  This  is 
nominal and usual ly  amounts t o  between 3 and 5 pF. The total  capaci tance assoc-  
i a t ed  with I C  inputs  will depend upon the fan-out.  For a high fan-out, i t  could 
be appreciable. There is a l so  a capacitance associated with printed-circuit  wiring; 
it is a funct ion of conductor width, conductor length, and separation between 
conductors. The capacitance associated with a double-sided printed-circuit board 
u l i l l  range from 0.1 t o  1 pF per  inch of conductor length. 
When multiple-layer printed-circuit  boards are used, the capacitance load 
increases because of the  decrease  in  separa t ion  between  conductors.  Typical* 
values  are  0.3 pF per  inch between adjacent conductors on the same plane, 3 pF 
per  inch f o r  p a r a l l e l   l i n e s  on adjacent layers,  and 7.5 pF f o r   l i n e s  on layers  
nex t  t o  a power! plane. 
Capacitance is also associated with the printed-circuit board connector. 
Typical values are from 1 t o  3 pF. If these capacitances can be reduced o r  
eliminated, higher operating frequencies can be obtained. 
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LSI promises  complex  circuit  arrays  with  high  component  density  and  high 
speed.  Arrays  with  as  many  as 100.0 gates on a  single  chip  with  logic-block  delays 
of only  a  nanosecond or so per  gate  are  predicted.  These  short  delay  times  are 
possible  because of the  close  proximity of the  circuits  and  the  reduction of 
capacitance  associated  with  wiring,  printed-circuit  boards,  packages,  and  connectors. 
As the  switching  speed  increases,  serious  consideration  must  be  given  to  the 
introduction of false  signals  caused  by  reflections  from  unterminated  transmission 
lines. The close  spacing of circuits,  with  their  resultant  short  transmission 
lines,  will  minimize  this  problem on the  wafer.  However,  transmission  lines 
between LSI packages  will  probably  require  resistive  terminations  to  reduce 
signal  reflections. 
3.6 THERMAL  CONSIDERATIOHS 
Power  dissipation is specified  by  device  manufacturers,  but  different 
manufacturers  specify  under  different  operating  conditions.  Usually  the  maximum 
power  dissipation  at  a 25OC ambient  temperature is specified. This is typically 
the  static  (d-c)  power  dissipation.  It is also  necessary  to  consider  the  effects 
of the  a-c  component of power  dissipation on the  device. 
Operating  characteristics*  that  affect  the  power  dissipation  are  ambient 
temperature,  capacitive  loading,  operating  frequency,  and  bias  voltage. In  all 
cases,  the  power  dissipation f the  device  increases for  increases  in  these 
parameters. 
A temperature  change  from  -55°C to  +25OC  will  typically  increase  the  dynamic 
power  dissipation  by 400 percent;  from  +25OC  to  +125"C  the  dynamic  power-dissi- 
pation  increase is 200 percent. The  average  power  dissipation  increases  as  a 
function of capacitance  loading  and  is  different for different  frequencies of 
operation.  An  increase in  capacitance  from 15 pF  to 100 pF will cause an increase 
of about 48 percent  in  average  power  dissipation  in  the  frequency  range of 10 
to 25 MHz. The power  dissipation  may  increase as  much  as 35 percent for a 10- 
percent  increase  in  bias  voltage. 
The  amount of energy  required  to  energize  a  load is fixed  and  independent 
of the  circuit  bandwidth  speed.  However,  the  power  dissipated  in  a  circuit  will 
vary  according  to  the  frequency of operation. The relationship  between  power 
and  frequency is illustrated  in  Figure 3-36**. The minimum  power  and  the  maximum 
speed of the  circuit  are  generally  determined  by  component r device  properties. 
Figure 3-36 shows  that  power  dissipation  increases  as  frequency  increases. 
*S. Klein, "A Guideline f o r  Selecting  Integrated  Circuits",  Computer  Design, 
September 1966. 
**J. J. Suran, "Circuit  Considerations  Related  to  Microelectronics, I' 
Proceedings of the IRE, February 1961. 
A s p e c i f i c  i l l u s t r a t i o n  of t h i s  p r i n c i p l e  i s  shown in  F igure  3-37. There the PRF 
of a f l i p - f l o p  i s  plot ted against  power diss ipat ion.  For  a change from 1 t o  25 
M H z  a t  250CJ a t y p i c a l  i n c r e a s e  i n  power d iss lpa t ion  is about 300 percent.  
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FLIP-FLOP PRF VS POWER DISSIPATION 
The a b i l i t y  of an I C  t o  o p e r a t e  a t  
a given power d iss ipa t ion  i s  a function 
of the power dens i ty  on the substrate .  
This is not  a problem f o r  simple I C  Is 
but becomes important as complexity 
increases while substrate size remains 
the  same. 
3.6.1 LSI Thermal Considerations 
High component d e n s i t i e s   i n  LSI 
devices will requi re  e f fec t ive  heat- 
t r a n s f e r  mechanisms. Dig i ta l  IC's 
o p e r a t e   a t  a few mW power d iss ipa t ion  
per  ga te  func t ion  and present no ser ious 
thermal problem. For a complex array 
with perhaps as many as 1000 gates,  
t h e  power d iss ipa t ion  of the array 
would be tens  of watts. The average 
power densi ty  of a 1000-gate LSI with 
an average power d iss ipa t ion  of 10 rnV 
per  ga te  on a 0.3 by 0.3-inch substrate 
would be in  excess  of 100 watts per 
square  inch.  This is average power 
density;  component power d e n s i t i e s  
mill be much higher. To achieve inte- 
gra ted-c i rcu i t  ga te  de lays  in  the  
nanosecond region, much higher component 
power d e n s i t i e s  from 5 t o  20 kW/inch2 
may be required.  (This  is based upon 
the est imate  that  res is tor  dimensions 
will approach 0,25-by-0.25 m i l . )  
The re la t ionship  between power 
requirements and delay i s  i l l u s t r a t e d  
in  F igu re  3-38*, a p l o t  of rise time 
*M. J. .F1ynnJ "Complex Integrated Circuit  Arrays: The Promise and the  Problems", 
Electronics,  1966. 
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versus power f o r  an ideal ized circui t  operat ing under  three different  condi t ions.  
The r i s e  time i s  a funct ion of both power and loading conditions.  The curves 
of Figure 3-38 show, l e f t  t o  r igh t ,  the  time-power re la t ionship  when (1) a l l  
d r iven  c i r cu i t s  a r e  on the  same chip and a terminat ion resis tance i s  not required, 
( 2 )  c i r c u i t s  n o t  on the'same chip are driven and no terminat ion resis tance i s  
required,  and (3) t h e r e  a r e  e x t e r n a l  c i r c u i t s  p l u s  a transmission-line termination. 
The requirement of higher power fo r  h ighe r  speed and i t s  de t r imenta l  e f fec ts  
on f a i l u r e   r a t e  will require  effect ive thermal  management f o r  t h e  LSI device. 
The pedes t a l  t o  which the chip i s  bonded must have a sufficiently high thermal 
conduc t iv i ty  to  d i s t r ibu te  the  hea t  flux across  the chip and then  t ransfer  the  
hea t  to  the  package without an excessive thermal gradient. The heat  must then 
be t ransfer red  from the package t o  a heat exchanger. To keep thermal gradients 
within acceptance limits it may be necessary t o  mount the chip on a metal pedestal 
instead of an insulator .  The package may be requi red  to  have f i n s ;  the use of 
forced-air  cooling may a l so  be requi red  to  keep junction temperature within 
acceptable limits. 
3.7 L061C  SELECTION 
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3.7.1 Introduct ion 
0 
9 1  . In tegra ted   c i rcu i t s   a re   ava i lab le  W 
: 9  s 
5: 
i n  a var ie ty  of logic  types.  Most 
d ig i ta l  p rocess ing  c n be performed 
by using I C ' s .  The problem I s  
usually not which I C  t o  use,  but  ra ther  
which type of log ic  i s  best f o r  a 
par t icu lar  appl ica t ion .  The user  must 
I be a b l e   t os p e c i f y   c r i t i c a l  system- 
25 50 75 100 125 150 design parameters and have a good 
understanding of the  funct ions (and their  Power, (mw) 
Fl6URE 3-38 l i m i t a t i o n s )   t h a t  each  logic  type can 
RISE TIME V S  POWER 
perform. With these data he can  choose 
the  bes t  log ic  type  for  a given appli- 
cation. 
The most prevalent  logic  funct ions are  the NOR funct ion and the NAND 
function. These functions are performed with an OR gate followed b y  an inve r t e r  
and an AND gate followed by an inverter ,  respect ively.  The NOR function is 
performed by logic types such as DCTL and RTL for  pos i t ive  log ic .  (Pos i t ive  
log ic  means tha t  the  vol tage  leve l  ass igned  to  the  "one" s t a t e  i s  more pos i t ive  
than that  assigned to the "zero" state.  Negative logic i s  the opposi te  
condition, i .e . ,  the "one"-state voltage level is less  posi t ive than the "zero"-  
s t a t e   vo l t age   l eve l .  ) 
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Loglc types such as DTL and TTL perform the NAND func t ion  for  pos i t ive  log ic .  
Often the manufacturer will spec i fy  the  log ic  func t ion  for  bo th  pos i t ive  and nega- 
t i ve  l o g i c  on an I C  data sheet.  A gate  that  performs the NAND funct ion for pos i t ive  
l o g i c  will perform the NOR funct ion for  negat ive logic .  The AND g a t e  f o r  p o s i t i v e  
logic performs the OR funct ion for negative logic.  
Some important  factors  that determine the se lec t ion  of the logic type 
are   the  fol lowing : 
Speed. This is l imited by the   swi tch ing   charac te r i s t ics  of the  
c i r c u i t  and a s soc ia t ed  f ab r i ca t ion  pa ras i t i c s .  
Noise  Margin. The magnitude of the  smallest   extraneous  input 
s ignal  that  causes  an error  in  the fol lowing chain of l o g i c  c i r c u i t s .  
The value is usually referenced to the worst-case input-voltage level. 
Noise I m m U n i t Y .  The minimum noise margin  divided by the 
m a x i m u m  l o g i c  swing. 
Fan-out. The number of l ike  loads  the  logic  element i s  required 
to  dr ive .  
Power Dissipation. The average d-c power required  to   operate  
the device. 
Poser-Speed  Product. The product of the  device  propagation  delay (t ) 
P 
and i t s  power d iss ipa t ion .  
Logic  capability. This includes  fan-in,   inversion, and a v a i l a b i l i t y  of 
complemented outputs. 
Other  considerat ions are  threshold levels  and packaging. Also important is 
whether a par t icu lar  c i rcu i t  fami ly  inc ludes  t r iggered  f l ip - f lops ,  d r ivers ,  and 
o ther  needed c i rcu i t s ,  as -  wel l  as  log ic  ga tes .  
The main function of any l o g i c  c i r c u i t  is to  provide a logic  output ,  to one 
o r  a number of loads, i n  response to a log ic  input .  An ideal logic-coupling 
network should provide high isolation between input and output, introduce as l i t t l e  
s igna l  de lay  as  poss ib le ,  keep the  power d i s s ipa t ion  a s  low as  possible ,  and 
keep the number of components to a m i n i m u m .  
3.7.2 Direct-Coupled-Transistor  Logic (DCTL) 
DCTL was one of t h e  e a r l i e s t  l o g i c  t y p e s .  I ts  simplicity lends i tself  
well to  in tegra ted-c i rcu i t  fabr ica t ion .  However, it has serious disadvantages; 
these, coupled with the  vas t  improvement i n  I C  fabr icat ion,  have reduced it  to 
3-39 
virtual  obsolescence.  Its  major 
disadvantages  are  high  power  dissipa- 
tion,  relatively  small  logic  swing 
(0.6 volt),  and only fair noise 
immunity.  Figure 3-39 illustrates  a 
DCTL NAND/NOR  gate. 
L I I 
FIGURE 3-39 
DCTL 6ATE 
DCTL suffers  from  so-called 
current  hogging.  This  refers to 
unequal  distribution of base  current 
flowing  into  many  bases  in  parallel 
from  a  common  collector.  Current 
hogging  limits  the  fan-out  and  speed 
performance. In Figure 3-40 the  gate  element  ideally  should  supply  equal  base 
current  to  all oads.  However,  small  variations  in  the  base-to-emitter  threshold 
characteristics  result in a  wide  variation in current  supplied  to  the  load. 
This  current  waste  limits  the  loadlng  capability of  DCTL gates  and  limits 
their  application,  except  where  the  base-to-emitter  characteristics of the  load 
transistors  can  be  closely  matched. 
3.7.3 Resistor-Transistor  Logic (RTL) 
To eliminate  current  hogging, 
DCTL was  modified  by  placing  resistors 
or resistor-capacitor  networks  in  the 
base  leads.  The  resulting  circuits 
were  RTL and  resistor-capacitor  tran- 
sistor  logic (RCTL) circuits,  respec- 
tively.  Figure 3-40 is  an RTL gate. 
The  addition of a  base  resistor 
- - 
FIGURE 3-40 increases  the  input  resistance  and 
RTL GATE assures  proper  operation  when  more 
than  one  load  is  being  driven. The 
addition of R  to  the  circuit  forces 
some of the  input  voltage  to  appear  across  it, as  well  as  the  base-emitter 
junction.  As the  value of R is increased,  the  percentage of input  voltage  across 
R  increases;  the  base  currents  are  more  evenly  divided.  This  increases  the fan- 
out  capability  but  reduces  the  speed  somewhat  since  the  addition of R  t  the 
circuit  causes  longer  storage  and  turn-off  times. 
Typically  the  number of loads  that an  RTL output  can  drive is five,  but 
special  circuits  are  available  that  can  drive  many  more.  However,  fan-out  is 
limited  because  logic  swing  and  noise  immunity  are  adversely  affected  for  high 
values of fan-out. 
- 
-55 4-125 
Temperature, 'C 
FIGURE 3-41 
TYPICAL INPUT OC-NOISE THRESHOLD 
VS. 
TEMPERATURE FOR AH RTL CIRCUIT 
I '"L 
FIGURE 3-42 
BASIC UT1 CATE CIRCUIT 
, 
RTL noise immunity i s  affected 
by temperature as shown i n  Figure 3-41. 
The log ic  swing i s  typica l ly  about  
1 v o l t  and is dependent on fan-out. 
3.7.4 Diode-Transistor  Logic 
1 
DTL log ic  c i r cu i t s  a r e  wide ly  
used and readi ly  ava i lab le  as  I C ' s .  
A t y p i c a l  DTL ga te  i s  i l l u s t r a t e d   i n  
Pigure 3-42. The diodes  provide  an 
addi t ional  input  threshold,  thus 
increasing the impedance over  tha t  
for RTL. In  addi t ion,  DTL has a l a r g e r  
voltage swing and bet ter  noise  margin 
than RTL. The c i r c u i t  shown i n  
Figure 3-42 requires  two power supplies; 
this i s  something of a disadvantage. 
However, some DTL c i r cu i t s ,  such  a s  
the 930-Series, are operated with a 
s ing le  power supply. DTL has  addi- 
t ional advantages such as lower power 
d iss ipa t ion ,  la rger  dr ive  capabi l i ty ,  
higher speed of operation, and b e t t e r  
noise immunity compared with RTL. 
A modification of DTL is the Variable Threshold Logic (VTL). VTL operation 
i s  intended f o r  use  in  c i r cu i t s  r equ i r ing  ve ry  high noise immunity, such  as  re lay  
and solenoid circui ts .  It i s  not  intended to  be used i n  computer logic  appl ica-  
tions because i t  has a poor power-speed product. It a l so  r equ i r e s  two power 
supplies.  
3.7.5 Current-Mode Logic (CML) 
CML (a l so  re fer red  to  as  emi t te r -coupled  log ic  , ECL) was designed especially 
to take advantage of monoli thic  fabr lcat ion techniques.  CML uses the technique 
of  cur ren t  s teer ing ,  tha t  is, switching well defined currents with small control- 
l ing voltages.  Unlike other forms of logic  discussed thus far ,  it i s  a nonsatu- 
r a t ing  log ic  and i s  therefore exceptionally fast. Propagation delays of 1 t o  2 
nsec are  possible .  It a l s o  f e a t u r e s  high fan-in and fan-out and high noise 
immunity . 
A basic  ECL ga te  i s  i l l u s t r a t e d  i n  F i g u r e  3-43. Typical ly  the ECL c i r c u i t  
i s  designed with a different ia l -amplif ier  input  and emit ter-fol lower-output  to  
res tore  d-c leve ls  and provide a large output-drive capabili ty.  Two power supplies 
FIGURE 3 - 4 3  
ECL GATE 
are  required for  this circuit.  However,  some CML  circuits  can  be  operated  from 
a  single  power  supply. CML circuits  are  not  compatible  with  saturating  logic 
types. 
The  ECL  structure  contains  some  interesting  and  important  advantages.  The 
circuit is reasonably  independent of resistance  tolerance  if  resistor  ratios  are 
maintained. This  is an important  factor  when  one  is  considering  diffused  resistors. 
Another  unusual  feature of this  structure is the  symmetry  in  its  d-c  input-output 
transfer  characteristic,  which  results in approximately  equal  noise  margins  for 
both  positive  and  negative  noise.  These  margins  are  found to be  substantially 
independent of temperature  over  a  wide  range. 
3.7.6 Complementary  Transistor  Logic  (CTL) 
The  CTL  logic  type is intended f o r  high-speed  digital  applications  similar 
to  those of the  CML. The  CTL  circuits  use PNP emitter  followers  as  the  input 
AND diodes.  Small  currents  at  these  inputs  control  the  circuit. (;TL exhibits 
high  input  impedance  and  low  output  impedance. 
The  emitter  follower  introduces 
a  stability  problem  in  both  CTL  and 
ECL.  However,  the  problem is reported 
to  be  more  severe in  CTL,  because  there 
one  emitter  follower  drives  another 
emitter  follower. In addition,  the 
gain  through  the  CTL AND/OR gate  is 
In J- out less  than  unity;  this lim s  the
number  of  gates  that  may be  cascaded. 
A (;TL gate  is  illustrated  in  Figure 
3-44. 
0 -  3.7.7 Transistor-Transistor  Logic 
F l 6 U R E  3 - 4 4  
( W L )  
CTL GATE 
TTL is a  modification of DTL, in 
which  faster  responding  transistors 
are  used  in  place of input  diodes. 
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FIGURE 3 - 4 5  
TTL GATE 
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FIGURE 3 -46  
MOS NOR  GATE 
A TTL gate is shown in Figure 3-45. 
This form of logic  has  a  high  speed -- 
typically in the  order of 3 nano- 
seconds.  High  speed  can  be  maintained 
for high  capacitive  loads,  because 
this  logic form typically  has  both  a 
pull-up  and  pull-down  transistor in 
the  output. 
The  threshold  diode in Figure 
3-46 can  be in the  base as  shown or 
in the  emitter  leg of the  transistor 
enclosed  by  the  dashed  lines.  When  the 
diode is located in the  base  circuit, 
it  reduces  the  speed of the  circuit 
because of substrate  parasitic  capaci- 
tance  introduced  at  the  collector  node 
of the  previous  transistor.  Locating 
the  diode in the  emitter  removes  this 
capacitance  and gives  an  improved  speed 
characteristic. 
'ITL circuits  are  becoming  more 
widely  used  and  can  be  expected  to 
replace DTL gates for many  applications 
because of their  higher  speed.  How- 
ever, it is possible  that  high  leakage 
of the  multiple-emitter  transistor  may 
load  a  circuit  excessively. 
3.7.8 Comparison of Logic  Types 
Parameters  related  to  the  various  logic  types  discussed in the  previous 
sections  are  tabulated  in  Table 3-6. These  values  are  representative;  the 
exact  value of each  parameter  will  vary  widely  depending  upon  the  exact  device 
being  evaluated.  A  true  performance  evaluation will require  user  testlng. 
Although  some  insight  can  be  gained  from  manufacturers1  data  sheets,  it  should 
be  remembered  that  these  data  are  usually  specified  under  ideal  conditions 
and  are  usually  optimistic. 
3.8  REDUNDANCY  TECHNIQUES 
3.8.1 Introduction 
Microelectronic  devices,  particularly  integrated  circuits,  exhibit 
characteristics  that  are  highly  useful  in  redundancy.  The  extremely  small  size 
and  weight  (and  frequenzly  small  power  consumption) of these  devices  allow 
*Material in this  section is abstracted  from  Handbook for Systems  Application 
of Redundancy, NASL (August 1966). 
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TABLE 3-6 
COMPARISON OF LOGIC TYPES 
Logic 
Type 
DCTL 
RTL 
DTL 
CML 
CTL 
TTL 
MO S 
Device 
Delay, 
nsec 
15 
20 
30 
5 
2 
10 
500 
Average  Power 
Dissipation, 
mW 
20 
10 
8 
50 
50 
15 
10 
Noise I  Margin (25 oC) , Fan-out 
100 
5 250 
3 
600 5 
300 
20 750 
5 300 
10 
3 t 000 5 
the  addition of redundant  devices  to  a  system  without  severe  physical  penalties. 
Also,  the  cost of integrated  circuits  does  not  increase  linearly  with  increased 
complexity;  a  single  package  containing  dual  gates  does  not  cost  as  much  as  two 
single  gates  in  separate  packages.  Further,  as  the  complexity  within a single 
package  increases,  the  reliability  changes  at  a  much  slower  rate.  In  other  words, 
dual  gates in the  same  package  are  only  slightly  less  reliable  than  a  single  gate 
and  much  more  reliable  than  two  separate  gates.  It is generally  acknowledged 
that,with  constant  electrical  performance  characteristics,  all  other  characteris- 
tics of integrated  circuits  are  superior  to  discrete  parts  arranged  to  perform 
the  same  function.  There  are, of course,  restrictions on the  electronic  functions 
that  can  be  performed  by  integrated  circuits. 
Redundancy  is  a  method for maintaining  a  system  function  at  a  specified 
performance  level for a  specified  time  by  including  the  system  more  than  the 
minimum  number of parts,  paths, or subfunctions  to  overcome  performance  and  time 
limitations  caused  by  internal  and  external  influences. 
Failures  caused  by  accumulating  and  catastrophic  processes  are  time- 
dependent  and  are  produced  through  functionally  related  physical  processes, 
imperfections,  and  impurities. To cope  with  these  failures (i.e., to  protect 
against  a  reduced  probability of accomplishing  a  particular  mission),  disciplines 
such  as  physics of failure,  derating,  worst-case  design,  feedback,  tolerance 
analysis,  improvement of fabrication  techniques,  and  redundancy  can  be  used. 
Although  it  would  be  advantageous  to  apply  all  the  disciplines,  time and monetary 
restrictions  usually  require  that  trade-offs  be  made  among  them. 
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Physics-of-failure and fabrication-improvement  efforts  attack  the componentfs 
imperfections  and  deficiencies  caused  by  age.  The  application of derating,  worst- 
case  design,  feedback, and redundancy  attack  the  problem  at  the  system  level 
through  system-design  techniques. 
Failures  can  occur in either  the  hardware  domain or the  time  domain,  the two 
domains  requiring  different  types of engineering  solutions. For example,  repeti- 
tion  (time  domain)  will  reduce  the  effect o  transient  noise  but  will  not  reduce 
the  effect of hardware  failures.  Failures in both  domains,  however,  can  be  pre- 
vented  by  hardware  redundancy. 
System  failures  result  from  a  variety of causes: 
(1) External  physical  environmental  factors  (heat,  humidity) 
(2) External-signal  environmental  factors  (radiation,  transients) 
(3) Internal-signal  environmental  factors  (noise) 
(4) Faulty  design or fabrication 
It  is,  therefore,  not  surprising  that  no  single  type of extra  structure 
(type of redundancy)  can  cope  with  all  system  failures.  Failures  cause,d  by 
external  disturbances  like  noise  require  system  solutions and cannot  be  solved 
by  physics of failure or by  component  perfection  alone. 
It is  necessary  to  evaluate  failure-correction  methods  in  light of the 
expected  increase  in  the  probability of maintaining  a  specified  function and 
the  cost of implementation. 
In comparing  the  reliability  of  a  redundant  system  with  that of a  series 
system,  a  number of factors  should  be  considered: 
(1) Reliability o f  detection and switching  devices 
(2) Independent  failure of redundant  parts,  paths, or subfunctions 
(3) Reliability of additional  connectors 
(4) Availability of spares,  maintenance  manpower, and diagnostic 
equipment 
(5) Probability  distribution of time to failure of redundant  configurations 
(6) Incorporation of extra  structures in a  system,  which  can  take  such 
forms as  the  following : 
(a)  Increase in material  costs 
(b) Increase  in  weight,  volume , power  consumption,  and  cooling 
facilities 
(c)  Extra  time  to  perform  functions 
(d) More  complex and expensive  design 
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Therefore, i n  a s ses s ing  the  worth of using a redundant structure, it I s  
e s s e n t i a l  t o  answer the following questions:  
Is the problem one of time o r  of hardware? If it is hardware [x$ of a 
group of P a r t s  a r e  working properly, while (1-x)$ of the group are not 
working p r o p e r l ~ l ,  no amount of r e p e t i t i o n  will correc t  it. However, 
if the problem is in time (100% of a group of p a r t s  a r e  working properly 
x$ of the  t ime) ,  repet i t ion may cor rec t  i t  without any additional 
s t ruc tures .  
khat are the causes of the problem? Failures can  be  caused by external  
and internal environmental  factors,  faulty design, or faulty fabrication. 
To cope with the problem, the cause must be hovm.  
what type o f  f a i lu re  co r rec t ion  is necessary? Failure correction can 
i n c r e a s e   r e l i a b i l i t y  by preventing or postponing the occurrence of a 
f a i l u r e  o r ,  when a f a i l u r e  OCCWTS, circumventing it or reducing the 
time to detect, diagnose, and correct  it. 
Does the redundancy lend itself to  ease  of d iagnos t ic  repa i r  and 
maintenance? It is poss ib l e  to  have a redundant structure in an 
operating system without deriving any benefit  because diagnostic 
r epa i r  and maintenance a re  not  readi ly  performed. If a l l  redundant 
paths were i n  a f a i l e d  s t a t e  and the  user  d i d  not know it, the  r e l i a -  
b i l i t y  of the  system would be the same a s  i f  the redundant structure 
were not included in the system. 
What is t he  e f f ec t  on per t inent  re l iab i l i ty  parameters?  Depending on 
the system configuration, there are a number of re l iab i l i ty  parameters ,  
such as mean time t o   f a i l u r e  and probabi l i ty  of success for a specif ied 
time and ava i l ab i l i t y ,  whose effects should be inves t iga ted  for  the  
applicable redundant structures.  
khat is the cost  of employing the redundant structure? The addi t ional  
cos t  for  us ing  a redundant structure -- extra  mater ia l ,  extra  t ime 
t o  perform funct ions,  extra  power and cooling, more complex and 
expensive design, and added weight and volume -- should be used a s  
a basis  for  evaluat ing al ternate  redundant  s t ructures  that may be 
appl icable  in  a spec i f i c  s i t ua t ion .  
khat  potent ia l  gains  are  provided to  the user  by a pa r t i cu la r  
redundant structure? Whether or  not  the cost  o f  the increased 
r e l i a b i l i t y  is worth the increased cost can be determined only by the 
use r  i n  the  framework of the  spec i f ic  system appl icat ion.  The se lec t ion  
of the  appropriate  re l iabi l i ty  parameter  to  use in  making comparisons 
can be a problem i n   i t s e l f .  
3-46 
3.8.2 Mathematical  Methods 
3.8.2.1 General F'robabi_lity Approach 
For  a comprehensive  understanding of the  mathematics  involved in the 
compilation of reliability  measures for redundant  structures  it is necessary  to 
have a fundamental  understanding of the  theory of probability. 
Definition of Probability.  There  are  many  definitions of 
the  word  "probability, I' and  it is a popular  pastime of mathematicians  to  debate 
the  relative  merits of each. No attempt will be  made  here  to  participate in the 
debate, or even  to  reconcile  the  different  interpretations,  but  it is necessary 
to  mention  some of them. 
The  probability  that an event will occur  can  be  thought of as the  proportion 
of the  time  one  would  expect  it  to  occur  in a very  large  number of trials. If 
there  were no sampling  variations,  one  would  expect 120 throw of a single 
unbiased  die  to  yield 20 ones, 20 twos,  and so on up to 20 sixes.  The  word 
"unbiased"  means  that  each  face  would  appear  as  often  as  each  other  face.  Since 
there  are  six  faces,  the  probability of each  appearing is one  sixth. 
The  foregoing is a rough  statement of the  relative-frequency  definition of 
probability.  This  definition  says  that if an  event  occurs in s out of a total of 
n trials,  and  does  not  occur in the  remaining n - s trials,  the  probability of 
its  occurrence Is the  limit of the  ratio of s to n as n goes  to  infinity.  Some 
mathematicians  argue  that  this  definition s not  logically  consistent,  but  they 
all  agree  that  in a proper  experiment, s/n is a fairly  good  approximation of the 
probability i f  n is large. 
Another  definition is based on  a count of the  number of possible  results of 
a trial.  The  dice  example  applies  here.  Since  there  are  six  possible  outcomes 
of a throw of a single  die,  the  probability of any  one  number's  occurring is one 
sixth,  assuming  no  bias. In general, if an event  can  occur  in m ways and can 
fail in n ways,  the  probability of its  occurrence is m/(m + n), provided  the  ways 
are  exhaustive,  equally  likely,  and  mutually  exclusive. 
The  concept  "equally  likely" is basic;  it  can  play  the  role f the  undefined 
element.  Indeed,  it is quite  difficult  to  define  the  term  "equally  likely",  but 
it  can  be  described  roughly  as  the  lack of ny  bias  favoring  one  outcome  over 
another in  a trial. 
Definitions of Related  Terms.  Some of the  terms  that  are  used 
in  the  definitions of probability  and  some  other  terms  that v r l l l  be  needed  later 
are  defined  as follows: 
(1) Random  Outcome.  The  value of an empirical  observation  that  cannot 
be  predicted  (lack of deterministic  regularity)  but  that  has  statis- 
tical  regularity in that  the  value  has  relative  frequency of occurrence 
i 
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i n  a series of independent observations of the  phenomenon ( the  resu l t  
of tossing a die,  the t ime-to-failure of a device,  e tc .  ). 
Exhaustive. As used i n  the de f in i t i ons  of probabi l i ty ,  the term 
"exhaustive" means tha t  a l l  possible  ways for an event t o  happen a r e  
included. The reasons  for  t h i s  r e s t r i c t ion  in  the  de f in i t i on  shou ld  
be obvious. 
Trial. A t r i a l  is  an  attempt  under a c e r t a i n  s e t  of r u l e s  t o  produce 
an event A where the outcome of the event A i s  uncertain.  Thus each 
repeated throw of dice  a t  craps i s  an attempt to make one 's  point .  
One u s u a l l y  speaks of a random t r ia l .  The term "random" implies 
"without bias ' I .  
Independent Trials. If the outcome of one t r i a l  does  not  influence 
the  outcome of a subsequent t r ia l ,  the two t r ia ls  a re  said t o  be in- 
dependent. Each throw of d i c e  i n  a crap game meets t h i s  c r i t e r ion .  
However, the drawing of cards from a deck without replacement does 
not meet it, since the number of ways an event (drawing a specif ied 
ca rd ,  fo r  example) can happen changes with each drawing. 
Event. A s e t  of outcomes. The event has occurred i f  one of the 
outcomes of the  set i s  observed .on a t r ia l .  (If  the event i s  an  even 
number  coming  up  on a die, it occurs i f  the number 2, 4, o r  6 i s  
observed.) 
Independent  Events. Sets of outcomes  based on independent tr ials.  
Mutual ly  Exclusive  Events. Two o r  more events that  cannot  occur 
simultaneously (odd and even numbers on  one to s s  of a d ie ) .  
Independent Trials. Trials of which the outcome of one has no 
e f f e c t  on the outcome of others  that follow. 
3.8.2.2 Conditional and Unconditional  Probabilities 
The condi t ional  probabi l i ty  of an event i s  encountered when information 
about the occurrence of some other event i s  avai lable .  If one i s  informed tha t  
a cer ta in  event  has occurred, does t h i s  t e l l  hFm anything about the probability 
of the occurrence of another event? Knowing that B has occurred, what is the  
probabi l i ty  of A ' s  occurring? If the events are dependent, the knowledge that 
one has occurred does modify the probability of the other,  and this probabi l i ty  
i s  conditional.  If no information i s  ava i lab le  as t o  the occurrence of an event 
on a previous t r ia l ,  the  probabi l i ty  i s  unconditional. 
The condi t iona l  probabi l i t i es  of shor t  and open f a i l u r e s  are sometimes used 
to  represent  e lement-fai lure  probabi l i t ies .  
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3.8.3 Forms of Redundancy 
3.8.3.1 General 
A simple  description of an idealized  requirement for components or functions 
in a redundant  configuration will identify  the  conditions  necessary for the  most 
desirable  characteristics. 
In a  redundant  configuration, an idealized  device will detect  a  failure 
(within  itself) , make  a  decision,  and  complete  a  switching  operation. This over- 
simplification will identify  design  requirements for components  in  a  redundant 
configuration.  The  deficiencies of a  component  relative  to  the  idealized  device 
will indicate  the  level of additional  circuitry  required for ideal  operation. It 
is emphasized  that in a  redundant  structure  a  particular  component  failure  mode 
may  have  more or less  effect in one  circuit  than  it  does in another,  depending 
on  how the  circuit  fails  (e.g. , open or short) in addition  to  the  circuit Is effect 
on  performance.  The  component  must  be  used in such  a  way  that  its  failure  mode 
does  not  impede  the  circuit  function. 
The  simplest  example is a  component  that  parallels  another, o  circuit  that 
parallels  another,  where  the  failure is an open. It is apparent  that  the  failure 
mode  does  not  load or change  the  circuit  function  (performance is not considered), 
and  the  simple  expression f o r  component  reliability of parallel  structures  holds. 
The  component  has  detected  a  failure  (within  itself) , made a decision,  and  acted 
as a  switch. 
In another  example,  two  transistors  are  used  in  tandem,  one  in  saturation 
and  the  other  operating in the  linear  region.  A  collector-to-base or collector- 
to-emitter  short  in  the  operating  transistor  can  turn off the  transistor  and 
cause it to  act as if it is saturated,  and  the  saturated  unit will become  operable. 
Again,  the  component  detected  its  failure, made  a  decision,  and  switched. 
If the  element in the  first  example  also  had  a  short  mode,  then  the  analysis 
would  be more  difficult.  There  are  mathematical  expressions  for  this  case;  but 
if the  undesirability  of  a  short is indicated,  then  the  short  must  be  detected, 
decision  made,  and  switching  effected.  An  additional  component,  such a  a fuse, 
would  be  necessary  in  this  case  to  accomplish  the  detecting,  decision-making,  and 
switching. 
It  can  be  seen  that  the  nature of th  component's  failure  mode,  and  the 
circuit  it is designed  into,  determines  what  information  and  self-action  are 
necessary  when  a  component in a  redundant  circuit  fails,  and  what (if any) 
additional  circuits  must  be  used for adequate  circuit  functioning.  This  can  be 
used as  a  basis for determining how  to classify  a  redundant  structure;  decision, 
if the  decision  capability' is present;  and, if switching is present,  the  addi- 
tional  component  that  must  be  added  to  complete  the  switching  action.  This  leads 
to  a  broad  classification of the  forms of redundancy as non-decision,  decision 
without  switching,  and  decision  with  switching. 
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These ChSSifiCatiOnS are used in preference to ' 'passive",  ' 'active' ' ,  and 
mixtures of the two, which do not  provide  c lear  separa t ion  or  d i s t inc t ion  between 
forms. This c l a s s i f i c a t i o n  scheme descr ibes  the components that  have  been added 
t o  t h e  c i r c u i t ,  i n  a d d i t i o n  t o  t h e  components necessary  to  insure  func t iona l  
i n t e g r i t y .  I n  a l l  cases  of m u l t i p l e  hardware, there  m u s t  be inherent  detect ion,  
decision, and switching. It i s  a l so  assumed tha t  detect ion must precede a 
decision; thus a separate category of detect ion i s  not needed. 
It i s  general ly  t rue that i n  t h e  ideal case, where the f a i l u r e  mode i s  known, 
system success can be modeled. In other cases only approximation6 can be given; 
and the resu l t s  will be misleading unless proper precautions or better modeling 
are used. This is  apparent  in  the case of the Moore-Shannon ana lys i s  fo r  r e l ays ,  
o r  other four-pole components, i n  which the  cont ro l  and s igna l  pa ths  are separate .  
This concept i s  used f o r  s e r i e s - p a r a l l e l  quad c i r c u i t s  that  do not have components 
with a four-pole characterist ic.  For bimodal failures of components with common 
signal-contact paths, separate mathematical forms (not Moore-Shannon) are  requlred 
to  descr ibe  'the success paths properly. 
The redundancy forms are discussed below, and i l l u s t r a t i o n s  of t yp ica l  
c i rcu i t s  a re  g iven .  Where poss ib l e ,  r e l i ab i l i t y  b lock  diagrams are provided. 
The mathematical model f o r  each c i r c u i t  i s  given, along with requirements f o r  
i ts  app l i cab i l i t y .  In  a l l  of the time-dependent models, it i s  assumed t h a t  a l l  
components are operable a t  time zero. I n  general ,  the  redundancy  models yield 
increasing-fai lure-rate  (IFR) func t ions  fo r  similar elements.  In many instances 
the mathematical model i s  d i f f i c u l t  t o  o b t a i n  o r ,  i f  o b t a i n a b l e ,  d i f f i c u l t  t o  
solve. More and more computer evaluation i s  r e s o r t e d  t o  i n  programs such as the  
I B M  Electronic Circuit  Analysis Program (ECAP), A R I N C  Research Circuit Analysis 
Program, and U s  Alamos Scient i f ic  Laboratory 's  NET-1 program. 
The r e l i a b i l i t y  of the form can be given i n  terms of the  probabi l i ty  ga in  
o r  loss (nuisance factors) as measured by t h e  r a t i o  of system t o  component 
success, e.g., whether t h i s  r a t i o  i s  g r e a t e r  o r  l e s s  than uni ty .  
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FIGURE 3-47 
REDUNDANCY TREE STRUCTURE 
3.8.3.2 Tree  Structure 
As outlined  in  Section 3.8.3.1, there  are  three forms of redundancy  (Figure 
3-47) 
(1) Non-Decision  Redundancy 
(2) Decision  Redundancy  Without  Switching 
(3) Decision  Redundancy  With  Switching 
Non-decision  redundancy forms encompass  those  structures  that do not  require 
external  components  to  perform  the  function of detection, decision, and  switching 
when  an  element or path in the  structure  fails.  Examples  are  Single  Mode/Series- 
Parallel  and  Single  Mode/Binomial. 
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GENERAL REPRESENTATION OF A SERIES 
OF MULTIPLE PARALLEL ELEMENTS 
Forms of decis ion redundancy 
without switching are s t ruc tures  that 
require  an external  e lement  to  detect  
and make a decis ion when an element or 
pa th  in  the s t ruc ture  fa i ls ;  these do 
not need an external element to perform 
the  switching  function. Examples a r e  
Majority-Logic and Mulfiple-Line Net- 
works. 
Forms of decision redundancy with 
switching include those s t ructures  in  
which external elements are required 
t o  d e t e c t ,  make a decision, and switch 
another element or path as a replace- 
ment for a f a i l e d  element or path. 
Examples a r e  Standby and Operating. 
3.8.3.3 Nondecision Redundancy 
Single-Mode/Series-Parallel 
Defini t ion of Form 
A s e r i e s  of n u n i t s  i n  s e r i e s  w i t h  
m paral le l  e lements  in  each uni t  where 
only one mode of f a i l u r e  can occur. 
Typical  Circui ts  
I n  t h e  c i r c u i t s  of Figure 3-48A, 
A i j  e lements  are  only subject  to  open- 
type   fa i lures  while B elements  are 
only  subjec t  to  shor t - type  fa i lures .  
R e l i a b i l i t y  Block Diagrams 
Both of the c i r cu i t s  i n  F igu re  
3-49A would have the block diagrams 
of Figure 3-48B. 
i j  
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Mathematical  Models: 
Discrete  requirements. 
For proper  use,  each of the  elements  should  be  independent of each  other, 
with  success  probability of P f o r  the ith element in the jth unit so that 
13 
where  q is  the  failure  probability of the  ith  element  in  the jth unit, ij 
Physical  Properties 
Time - This form of redundancy  is  usually  applied in situations  that  call 
for  continuous  operation  in  time. 
Performance - Frequency  response  with  time  could  be  a  factor  that  must  be 
considered.  The  circuit  can  be  used  without  consideration of frequency  response 
if only  continuity of path  is  needed. 
Reliability  Obtainable 
The  gain  for  a  specified  mission  can be measured by the  ratio of the re- 
liabilities of the form to  the  nonredundant  structure. If the  load is  divided 
among  the  alternate  paths in the  structure,  the  failure of a  path  may  increase 
the  load  that  the  remaining  paths  will  have  to  carry. 
For a  relatively  simple  example o f two  elements in parallel,  a  direct de- 
rivation of the  reliability  function  can  be  performed  by  considering all possible 
ways for  the  system  to  be  successful, as  given in the  following  diagram. 
Time Axis Ft
Condition (1) AB 
(2) L z  B' 
( 3 )  AB 8 A' 
c 
Success = Conditions (1) , (2), or (3 )  
(The bar  above a letter ( E )  represents  failure of that  element. The prime (A') 
represents  operation of that  element  under full load;  absence of a  prime  represents 
operation  under  half load.) To show  the  derivation,  let 
f (t)  represent  the  failure-time  density  under  partial o  h f  load 
(i,e.,  when  both  elements  are  operating) 
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l e t  
g ( t )  represent  the  e lement  fa i lure- t ime dens i ty  under  fu l l  load  ( i . e . ,  when 
one element has f a i l e d )  
l e t  
t l < t  represent some f ixed  po in t  i n  time 
For identical  elements:  
The system i s  o p e r a t i n g  s a t i s f a c t o r i l y  a t  t i m e  t i f  e i t h e r  A or B or both 
are  operat ing successful ly .  Under the  assumption  that  the  elements  are  independent 
i f  both are  operat ing,  the probabi l i ty  that  both will opera t e  un t i l  time t is  
The dens i ty  for one element f a i l i n g   a t  time tl and the other  surviving to  tl 
under L/2 and from tl t o  t under L i s  
Since tl can range from 0 t o  t, th i s  densi ty  is integrated over that  range, and 
the resul t ing probabi l i ty  i s  doubled because the event can occur i n  e i t h e r  of 
two  ways.  Hence: 
For the case of the two different elements with half-load densit ies , f a  ( t  ) and 
f b ( t ) ,  and fu l l - load  dens i t i e s ,  ga ( t )  and g b ( t ) ,  
If the  fa i lure  t imes  of the elements are exponentially distributed and each has 
a mean l i f e  of 8 under load L/2, and 8' equals B/k under load L(k 0 )  , solut ion of 
the above equation gives 
R ( t )  = 28.' e-t /e" ' e  -2t/e 
28'- e 28'- e 
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when k # 2. Phen k = 2, 
The system mean l i f e  can be shown t o  be equal  to  
Note t h a t  when k = 1, the system i s  one i n  which load-sharing i s  not present 
o r  increased load does not affect  the element failure probabili ty.  This i s  
exactly the assumption made for  previous discussions of ac t ive-para l le l  redundancy, 
and therefore  es f o r  k = 1 i s  equal  to  3 e = &. If there  were only one element, 
i t  would be operating under full  load; therefore,  the system mean l i f e  would be 
8' = B/k. 
Hence, addi t ion of a load-sharing element increases the system mean l i f e  by 
e/2. This  ga in  in  mean l i f e  i s  equiva len t  to  tha t  ga ined  when the elements are 
independent ,  but  the overal l  system rel iabi l i ty  i s  usually less because 8' is  
usua l ly  less  than  8 (k > 1) . Therefore? 
The use of a s ing le  improved element when this dependent model is assumed 
is  of i n t e r e s t .  To i l l u s t r a t e  t h e  e f f e c t s  of using improved single elements or 
redundant standard elements, the following configurations will be considered: 
(1) Single  standard  element; 8 = 50 
(2)  Single improved  element; 8 = 100 
(3) Dependent  model, standard  elements; 8 (half  load)  = 100, 
e ' ( f u l l   l o a d )  = 50 
The mean l i v e s  and r e l i a b i l i t y  f u n c t i o n s  of these three configurations are 
(1) eA .= 5OJ R A ( ~ )  = e 
(2)  eB = loo, %(t) = e  
-t/50 
-t/100 
( 3 )  8c = 100, R c ( t )  (1 + t/5O) 
The r e l i a b i l i t y  f u n c t i o n s  a r e  shown in  F igu re  3-50. Note that  a l though 
systems B and C have the same mean l i fe ,  the redundant  system has greater  re l i -  
a b i l i t y  i n  e a r l y  l i f e .  After approximately 125 hours, the improved single-element 
system i s  superior.  If such factors as effectiveness,  cost ,  weight,  and complexity 
are approximately equivalent for systems 2 and 3, the choice would r e l a t e  t o  t h e  
mission time. 
3-55 
0 50 100 t' 150 200 250 300 
TINE t 
FIGURE 3-49 
RELIABILITY FUNCTIONS FOR REDUNDANT 
CONFIGURATION (DEPENDENT MODEL] 
AND NONREDUNOANT CONFIGURATIONS 
Nuisance  Factors - Figure 3-49 
shows  a  crossover  point (3 over 2) 
where  the  redundant  configuration 
becomes  inferior  in  reliability  to 
the  nonredundant  configuration. In 
general,  this  will  be  true of all  redun- 
dant  versus  nonredundant  configurations. 
3.8.3.4 Single-Mode.Binomia1 
Deflnition of Form 
A  redundant  structure of m  parallel 
paths  where  at  least  k  (k<m)  paths  must 
be  satisfactory for system  success. 
Typical  Circuits 
Same as in  Figure 3-48~ .  
Reliability  Block  Diagrams 
For the  case  in  which k = 2 and 
m = 3, the  block  diagram  would  be  as 
in  Figure 3-50. 
Mathematical  Models 
Discrete  Requirements. If independent  element  failures  are  assumed,  the 
reliability f o r  n units  each  requiring k out  of  m  successful  paths  can  be  obtained 
by  the  state  probabilities  representing  failure  which  are  found r m the  following 
expression: 
- - Aln ~ 2 n  A22 A12 A21 - 
- 
F a n  
- A2n 4 2  A22 - - 521 E a 1  - 
"- Aln A 3n 4 2  A12 A 31 t- 
- 
FIGURE 3-50 
SINGLE-MODE BINOMIAL REDUNDANCY 
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The preceding expression can be wr i t t en  a s  
n 
i = 1, ..., m 
which i s  simply the product of n binomial expansions. 
If p is the constant  probabi l i ty  of a success for a l l  elements, the r e l i a b i l i t y  
of a system requiring a t   l e a s t  k successful paths out of a possible m i n  each uni t  
would then be 
I n  t h e  above equation p can also represent a time-dependent failure density, SO 
that  the following can be subs t i tu ted  ' fo r  p :  
p = S-f (t  ) d t  = elemenf; r e l i a b i l i t y   d e n s i t y   f u n c t i o n  
t 
3.8.3.5 Decision  Without  Switching Redundancy 
Majority Logic 
Defini t ions of Form 
Majority logic i s  a form of decision redundancy wherein the correct output 
i s  assumed t o  be the one found i n  a majority of the channels. 
This  concept of majori ty  logic  was propounded by von Neumann and has since 
been enlarged upon by many authors. Von Neumann's original concept required 
extremely high redundancy t o  achieve high rel iabi l i t ies ,  but  var ious modif icat ions 
since proposed have a f fo rded  h igh  r e l i ab i l i t y  with a  ra ther  low degree of 
redundancy. 
Typical Circults 
See Figures 3-51 and 3-52. 
R e l i a b l l i t y  Block Diagrams 
See Figure 3-53. 
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THREEFOLD MAJORITY LOGIC 
Mathematical Models 
Discrete Requirements. Let p denote the probability that a c i r c u i t  is  
operatFng properly and l e t  q = (1 - p )  be the  probabi l i ty  tha t  the  c i rcu i t  has 
fai led;  then the probabi l i ty  of f a i lu re  fo r  t he  ma jo r i ty  group i s  as follows: 
2n+l 
where 
under the assumptions that the vote taker i s  i n f a l l i b l e  and t h a t  c i r c u i t  f a i l u r e s  
are independent. 
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Similar ly ,  the probabi l i ty  of success  (no fai lure)  for  the majori ty  group i s  
Now i f  the vote  taker  i s  n o t  i n f a l l i b l e ,  and 9~ i s  fhe  fau l t  p robabi l i ty  of 
the  voter ,  the  fa i lure  probabi l i ty  of the redundant block i s  
2n+l 
1 - R2 = 1 - (1 - q v ) [  1 - 1 e) q i ( l  
i=n+l - q)2n+1-i 1 
== qv + (n+l,)  
2n+1 $+l 
# .  
The lower degrees of redundancy give the following approximate failure 
probabi l i t i es  : 
Degree  of 
Probab,ility Redundancy 
Approximate Failuxe 
3 l - R = q v + 3 q 2 - 2 3  9
5 
1 - R = q, + 3 5 ~ ~ ~  - 84,' + . . . 7 
1 - R = q v + 1 0 3 - 1 5 q  9 4 + 6q5 
1 9 1 1 - R = qv + 1 2 6 2  - 420a6 + ... I 
It i s  apparent that  higher degrees of redundancy a re  fu t i l e ,  s ince  the  vo te r  
f a u l t  p r o b a b i l i t y  qv soon becomes l imi t ing .  In  f ac t ,  even fo r  t h ree fo ld  
redundancy, q becomes the major contributor i f  q is  reasonably small i n  t h e  non- 
redundant case. 
V 
If majori ty  logic  i s  applied to each block, and every voter i s  t r i p l i c a t e d  
except  the  las t  one, the resu l tan t  fa i lure  probabi l i ty  for  the  genera l  case ,  
using a 2nf l  fo ld  major i ty  log ic  and m blocks, i s  a s  follows: 
2n+l 
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where q i s  the nonredundant probability of fa i lure  for  the  sys tem.  
In  pa r t i cu la r ,  fo r  t h ree fo ld  ma jo r i ty  log ic ,  t ha t  is, n = 1, the probabi l i ty  i s  
1 - R = qfv + 3 (q/m)2 + 3 ( m - 1 )  (9, + q/m)2 
If the vote  taker  is  considered t o  be ideal* rather  than infal l ible ,  where 
pv equals the probabi l i ty  tha t  a vote taker i s  working properly, and hv equals 
f a i l u r e  rate of a vote taker,  and it is  assumed t h a t  the number of vote-taker 
f a i l u r e s  i n  a given length of time obeys the Poisson distribution, then 
and the  probabi l i ty  tha t  m vo te  takers  a re  working properly i s  given by 
It is  assumed that  i f  a vote  taker  is  not functioning correctly,  i t s  output 
will be the complement of the correct output.  
If t h e  f a i l u r e  r a t e  of the vote  takers  i s  too  l a rge  to  be neglected, 
redundant vote takers can be used. In this case ,  t he  f a i lu re  r a t e  of an indivi-  
d u a l  c i r c u i t  can be considered to  inc lude  the  c i r cu i t  and the vote taker feeding 
t h a t  c i r c u i t .  The ove ra l l  system then becomes equivalent  to  a system using non- 
redundant idea l  vo te  takers .  If the  probabi l i ty  of surv iva l  for  an  ind iv idua l  
c i r c u i t  is  given by 
then 
which is  equiva len t  to  the  probabi l i ty  of success  for  m majority groups. 
*The vote  taker  is  considered ideal if 
'?To << 1 
where T o  i s  the time of i n t e r e s t .  
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It can  be  shown*  that  the  maximum  reliability  is  achieved  with  nonperfect 
vote  takers  if ho/hv = l/n 
where 
ho = failure  rate of the  circuit 
hv = failure  rate of the  vote  taker 
and 
n = (2n + 1) identical  circuits or elements 
It is  generally  necessary  to  carry  system  output n a  single  line, ip which 
case  the  redundancy  scheme  proposed by Moore  and  Shannon  could  be  used  to  improve 
the  reliability of system  output,  thus  eliminating  the final  voter  from  the 
analytic  expression.** 
Microelectronics  Requirements.  The  mathematical  models  presented 
above  may  not  be  applicable  to  microelectronic  circuits. For example,  if  a 
2n+l-fold  majority  logic  were to be  placed on a  single  chip,  consideration  would 
have  to  be  given  to  whether  the  failure  distribution on the  chip is continuous, 
discrete, or a combination of the two. Also, if all the  m  blocks  are on one 
chip, it  may  not  be  appropriate  to  divide  q  by  m in the above  models. To develop 
an  appropriate  model,  it  would  be  necessary  to know how  the  system is partitioned 
among  the  chips  and  what  the  probabilities of the  various  modes of  failure  are. 
If the  system  contained  redundant  majority  vote  takers,  problems  would 
arise  in  placing  the  paths  between  the  circuit  and  the  vote  takers on the  chip. 
In most  instances it  would be  impossible  to  eliminate  crossovers, which  would 
mean  additional  complexity in constructing  the  circuit  because  multiple  layers 
required  by  the  crossovers on the  chip  are  currently  difficult or  impossible 
to achieve. A combination of monolithics and multilayer  circuit  boards  may  be 
a  feasible  solution. 
Physical  Properties 
Time.  This  form of redundancy  can  be  applied in situations  that  call 
for either  intermittent or continuous  operation in time. 
Performance.  This  form of redundancy  is  usually  associated  with  binary 
inputs  and  output. 
*Knox-Seith, J. K., A Redundancy  Technique for Improving  the  Reliability of 
Digital  Systems,  Technical  Report No. 4816-1, Stamford  Electronics  Laboratories. 
**Technical  Report No. 4816-2 - 
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Reliabil i ty Obtainable 
Gain. Assuming ideal  vote  takers ,  the digi ta l  system will be  most 
r e l i a b l e  i f  major i ty  logic  i s  a p p l i e d  a t  as low a leve l  as  poss ib le ,  i . e . ,  when 
the system i s  d iv ided  in to  as  many d i g i t a l  subsystems, each followed by a majority 
vote  taker ,  as  possible .  
-
On the  o ther  hand, i t  i s  clear that  the "TF* for the system will always 
be less  than  the  MTTF for the  ind iv idua l  c i rcu i t .  In  the limit as  n-OO the 
system M'ITF could be 0.69 times the MTTF for the  ind iv idua l  c i rcu i t .  
It i s  seen that  the use of redundancy and majori ty  logic  gives  the greatest  
improvement i n  r e l i a b i l i t y  i n  the case of large systems, i.e., i n  systems for 
which i t  is  possible  to  achieve large values  of m. 
t Nuisance Factors .  It i s  emphasized t h a t   t h e  f u l l  improvement i n  
r e l i a b i l i t y  i s  real ized only i f  a l l  c i r c u i t s  a r e  working p rope r ly  a t  time 
t = 0, tha t  is, a t  t h e  time when the mission is  about t o  s tar t .  
There i s  another  basic  problem with t h i s  approach to  the  appl ica t ion  of 
majority  logic.  Unless  the  nonredundant  fault  probability,  q, i s  small,  very 
high degrees of redundancy are required to reduce 1-R. Indeed, i t  can  be shown 
t h a t  for q > 0.5, any degree of majority-logic redundancy will ac tua l ly  degrade 
r e l i a b i l i t y .  Also, i f  nonredundant vote takers of l i m i t e d  r e l i a b i l i t y  a r e  used 
anywhere i n  a redundant system, they will f o r  some period of t ime consti tute 
the most l ikely source of system f a i l u r e .  
Multiple-Line Networks** 
Defini t ion of Form 
Multiple-l ine redundancy has been studied extensively by Westinghouse and 
found t o  be one of the most e f f ic ien t  types  of c i r c u i t  redundancy.  Multiple- 
l i n e  redundancy is  applied by rep lac ing  the  s ing le  c i rcu i t  of a nonredundant 
network by nonident ica l  c i rcu i t s  opera t ing  in  para l le l ,  where m is  cal led the 
order  of the redundancy. 
The r e l i a b i l i t y  improvement expected with the use of redundant c i r c u i t s  
depends on t h e  a b i l i t y  of the network to experience circuit  failures without 
degradation of the network operation. The use of res torers  wi th in  the  network 
p rov ides  th i s  cha rac t e r i s t i c .  The res torer  cons is t s  of m-restoring circuits 
which, when operat ing correct ly ,  have the  ab i l i ty  to  der ive  the  cor rec t  ou tput  
i f  k of i t s  m inputs  a re  cor rec t .  
*Mean time t o  f a i l u r e .  
**P. A. Jensen, "The R e l i a b i l i t y  of Redundant Multiple-Line Networks, " IEEE 
Transactions on Re l i ab i l i t y ,  March 1964; and Mi K. Cosgrove e t .  a l .  , "The 
Synthesis of Redundant Multiple-Line  Networks, AD 602749, 1 May 1964. 
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I L  s: 
FIGURE 3-54 
Typical  Circui ts  
See Figure 3-54. 
R e l i a b i l i t y  Block Diagram 
See Figure 3-54. 
Mathematical Models 
Discrete Requirements 
(1) The r e l i a b i l i t i e s  of t he  c i r cu i t s  
i n   t h e  network are independent. 
MULTIPLE-LINE REDUNDANT (2) Only an  approximation  o the exact 
HETWORK  WITH  RES ORERS  AFTER r e l i a b i l i t y  will be  giv n, and 
FUNCTIONS 2 AND 5 it  is  based on techniques  developed’ 
by Proschan and Esary.+ 
(3)  The approximation given i s  good i f  t h e  r e l i a b i l i t i e s  of t he  c i r cu i t s  
in the network are close to 1. 
(4) The approximation i s  based on the concepts of  minimal cuts, discussed 
previously, and coherent systems. A system is coherent i f  it meets 
the f ollovling  four  conditions : 
( a )  If a  group of c i r c u i t s  i n  t h e  system i s  fai led,  causing the system 
to fa i l ,  the  occurrence of any add i t iona l  f a i lu re  or f a i l u r e s  
will not return the system to a successful condition. 
( b )  If a  group  of c i r c u i t s  i n  t h e  system i s  successful and  %he system 
i s  successful, the system will n o t  f a i l  i f  some of t h e  f a i l e d  
components are  re turned to  the successful  condi t ion.  
( c )  When a l l  t h e  c i r c u i t s  i n  the system are successful, the system 
will be successful. 
(d)  When a l l  t h e  c i r c u i t s  i n  the system fa i l ,  the  sys tem fa i l s .  
* J .D .  Esary and F. Proschan, “The R e l i a b i l i t y  of Coherent Systems, ‘I i n  Redundancy 
Techni ues for Com ut ing S stems, R. H. Wilcox and K.C. Mann, Eds. , Spartan 
flooks,qmashington,PD.C. , pg. 47-61, 1962: and J . D .  Esary and F. Proschan, 
PP. 191-209. 
Coherent Structures  of Non-Identical Components: Technometrics, Volume 5,  (May 1963) 
The system shown a t   l e f t  i s  an 
example of a coherent system. 
R(CI) = probabi l i ty  of success  for  
the cth c i r c u i t  
Q(Ci)  = 1 - R(CI):  
T h i s  i s  an approximation because the failure of minimal cu ts  i s  assumed t o  
occur independently, which i s  generally not true,  since one component may appear 
i n   s e v e r a l  minimal cuts.  
If the jth minimal cut  i s  denoted by t h e  s e t  S and the members of the  j t h  - - j' 
minimal se t   a r e   g iven  by i E S  then 1 R ( C  ) i s  the  general   re la t ionship J' 
i E S  I -  1 1  
f o r  the probabi l i ty  of f a i l u r e  f o r  t h e  jth minimal cut.  The lower bound t o  t h e  
system r e l i a b i l i t y  i s  given by. 
Thus the determination of the lower bound on r e l i a b i l i t y  r e q u i r e s  that  the  
minimal c u t s  of the  network be iden t i f i ed .  In  a multiple-l ine network with 
res torers ,  a cut  i s  any group of circuits whose fa i lure  causes  the outputs of 
a t  l e a s t  one r e s to red  func t ion  to  have m-k+l o r  more f a i l e d  l i n e s .  Th i s  would 
cons t i tu te  a network f a i l u r e .  
The minimal cuts of a multiple-line redundant network have three 
cha rac t e r i s t i c s  t ha t  a r e  su f f i c i en t  t o  e s t ab l i sh  the i r  i den t i ty :  
(1) All the members of  the minimal c u t  a r e  c i r c u i t s  i n  a restored function 
or  res torers  that  are  the input  sources  of  that  res tored funct ion.  
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( 2 )  The f a i l u r e  of each member of the  minimal cut  will cause one output 
l i n e  of the  res tored  func t ion  to  be i n  e r r o r ,  and each member will be 
i n  a d i f fe ren t  pos i t ion .  
(3)  The f a i l u r e  of a minimal cut  will cause exactly m-&+l output  l ines  
of the  res tored  func t ion  to  be in er ror ;  hence a minimal cut will have 
m-k+l members. 
”
If one l ists  for each of t he  r e s to red  func t ions  in  the  ne twork  a l l  t he  sets 
of c i r c u i t s  t h a t  f u l f i l l  t h e s e  c h a r a c t e r i s t i c s ,  he will have a l l  of the minimal 
cuts of the network, which will enable him to  f ind  the  lower  bound for  the network 
r e l i a b i l i t y .  
Physical Properties 
Time. Multiple-line redundancy i s  intended primarily for d i g i t a l  
c i rcu i t s  opera t ing  on binary information. 
Performance. Multiple-line redundancy should result i n  improved 
r e l i a b i l i t y  of the  sys tem unless  the  ind iv idua l  c i rcu i t  re l iab i l i t i es  a re  very  
low. Low c i r c u i t  r e l i a b i l i t i e s  would cause  the  res torers  to  choose the  wrong 
value i f  k of the m c i r c u i t s  have f a i l e d .  
Rel iabi l i ty   Obtainable  
Gain. The improvement i n  system re l i ab i l i t y  shou ld  be  comparable t o  
the improvement i n   t h e   r e l i a b i l i t y  of a c i r c u i t  when a par t icular  e lement  i s  made 
redundant. The improvement will not be of the  same magnitude, because of the  
addi t ion of res torers  in  the  mul t ip le - l ine  network. 
Nuisance Factors .  The lower limit approximation given for the multiple- 
line network i s  not good i f  t he  c i r cu i t  r e l i ab i l i t i e s  a r e  no t  c lose  to  1. If 
the order of the  redundancy exceeds 3, the determination of the input sources 
becomes q u i t e  d i f f i c u l t .  Boolean matrices can be used for determining the input 
sources of a function. 
3.8.3.6 Decision tJith Switching Redundancy 
Standby Redundancy 
l k f i n i t i o n  of Form 
Ci rcu i t ry  in  which a component o r   u n i t  i s  standing by i d l y  and begins  to  
operate only when the  preceding  uni t  fa i l s  i s  sa id  to  be using standby or 
sequent ia l  redundancy. A standby system usually requires failure-sensing and/or 
switching networks or devices to put the next unit into operat ion.  
Input 
5- Output 
Fl6URE 3-55 
STANDBY REDUNDANCY 
Typical  Circui ts  
Figure 3-55 shows two redundant 
elements where A is operating and B 
is  wa i t ing  un t i l  A fails, and S i s  the 
sensing and switching mechanism. 
R e l i a b i l i t y  Block D i a g r a m  
See Figure 3-55. 
Mathematical Models* 
Discrete Requirements. 
Consider a system connected by a 
sensing and switching mechanism (S)  to 
another system (B) . If A fails, then 
S senses  the  f a i lu re  and switches 
B into operat inn.  
The device , ASB, operates  in  the fol lowing mutual ly  exclusive ways: 
(1) S i s  operating properly.  It monitors A, and i f  A f a i l s ,  it turns  
B on, and the device operates  unt i l  B f a i l s .  
(2 )  S fa i l s  by not being able to sense and/or switch, and when i t  f a i l s ,  
A i s  operative and the  device  fa i l s  when A f a i l s .  
(3) S f a i l s  and i n  f a i l i n g  it  switches to  B. A is  s t i l l  operating when 
S f a i l s ,  bu t  t he  dev ice  f a i l s  when B f a i l s .  
( 4 )  A i s  operating and S f a i l s .  The signal path through S becomes open 
or shorted and t h e  e n t i r e  d e v i c e  f a i l s  a t  t h e  time S f a i l s .  
The u n r e l i a b i l i t y  Q(t)  will be derived where Q(t ) = 1 - R (  t )  , l e t  a',(t) 
be the  fa i lure  dens i ty  func t ion  for A, a(s) f o r  S, and (d2(t) f o r  
$2( t ) i s  not  required.  
p1 = probabi l i ty  tha t  S f a i l s  and the switch s tays  on A 
p2 = probab i l i t y  tha t  S f a i l s  and the switch goes to B 
p3 = probabi l i ty  tha t  S f a i l s   i n  such a way tha t  t he  s igna l  
I 
or open, p1 + p2 + p3 = 1 
For case (1) , 
t t-t,  t,
B1 where a(,( t ) = 
path i s  shorted 
*Aroian, L. A. , "The Re l i ab i l i t y  of Items i n  Sequence with Sensing and Switching, 'I 
i n  Redundancy Techniques f o r  Computing Systems, edi ted by R . H. Wilcox and 
W . C. Mann, Spartan Books, Washington, D. C. ,  1962, pp. 318-327. 
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t 
where 1 - a(s)ds is  the  probabi l i ty  tha t  the  device  S i s  operat ing correct ly  
L o  
a t  t, when A f a i l s .  
For case (2), 
For case (3 ) ,  
For case (4)  , 
Hence f o r  the en t i re  device ,  Q(t)  = Ql(t) + %(t) + %(t) + Q4(t) and 
R ( t )  = 1 - Q(t). 
Error Protection 
Standby redundancy protects against hardware failures. 
Physical Properties 
Tlme.  Standby  redundancy is  app l i ed  in  s i t ua t ions  that require  
continuous operation i n  time. 
-
Performance . For the special  case of the  exponent ia l  fa i lure  law 
where y = f a i l u r e  r a t e  of the switching mechanism, and p = t h e  f a i l u r e  r a t e s  
of the  two systems ( A  and B), standby redundancy i s  be t te r  than  2 systems i n  
p a r a l l e l  i f  p > Y. If p = Y, the  two types of redundancy are equal;  and i f  
p < y ,  p a r a l l e l  redundancy i s  superior.  
Rel iabi l i ty   Obtainable  
- Gain. The g a i n  f o r  a specified mission can be measured i n  terms of the 
r a t i o  of t h e  r e l i a b i l i t y  of the  s t ruc ture  with standby redundancy t o  t h e  r e l i -  
a b i l i t y  of a l t e rna te  s t ruc tu res .  
Nuisance Factors .  Ihenever  the r a t io  ca l cu la t ed  f o r  gain measurement 
is  less than unity,  standby redurldancy  has no u t i l i t y .  Also ,  the  fa i lure  ra te  
of the switching mechanism can overcome any gain using standby redundancy. 
Operating Redundancy* 
Defini t ion of Form 
In operating switching redundancy, independent identical units operate 
simultaneously with a common input.  A f a i l u r e  d e t e c t o r  i s  associated with each 
u n i t ,  and a switch is  connected to  the  ou tpu t s .  A l l  u n i t s  a r e  o p e r a t i n g  i n i t i a l l y ,  
and the output of one un i t  i s  used u n t i l  t h a t  u n i t  f a i l s .  The switch then s teps  
t o  the next operating unit and remains there  unt i l  that  u n i t  f a i l s .  
Typical  Circui ts  
Fi.gure 3-55 shows a typ ica l  swi tch ing  c i rcu i t ;  C represents the redundant 
components and D the individual  detectors .  
Re l i ab i l i t y  Block Diagrams 
Input 
I See Figure 3-56. v 
C C C C Mathematical Models 
Discrete Requirements . The 
following assumptions will be made t o  D D D 
Output" x4 compute system r e l i a b i l i t y :  
FIGURE 3-56 
SYSTEM CONSISTING OF M REDUNDANT CHAINS 
(1) There a re  m chains  ordered 
1, . .. , m; all m operate 
from t h e  i n i t i a l  time u n t i l  
each   f a i l s .  
( 2 )  The stepping switch i s  connected so that  i t s  inputs  are  the outputs  
of the m chains, with the orrtput of the switch being the output of 
the  system. The switch operates  sequent ia l ly ,  s tar t ing with chain 1. 
The switch will also  ind ica te  when a l l  m chains have f a i l ed .  
( 3 )  A fai lure-detect ing device operates  in  conjunct ion with each chain 
and perfoms  the  fol lowing  funct ions : 
( a )  If f a i l u r e  o c c u r s  i n  the cha ln  to  which the switch i s  connected, 
a s igna l  i s  immediately sent to the switch, causing it t o  s t e p .  
(b )  If a f a i l u r e  o c c u r s  i n  a chain t o  which the switch is  not 
connected, a s igna l  is  s tored;  and i f  the  swi tch  s teps  to  tha t  
chain, it i s  s igna led  to  s t ep  once more. 
*B. J. Flehinger ,  "Rel iabi l i ty  Improvement through Redundancy a t  Various System 
Levels , 'I IBM Journal,  April  1958, pp. 148-1518. 
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(4)  No s igni f icant  t ime i s  consumed by the  fa i lure-de tec t ing  and switching 
operations.  
(5) The r e l i a b i l i t y  of a chain is  the product of i ts  components: 
n 
R = n  Ri 
i=1 
C 
The r e l i a b i l i t y  of the system depends on the reliabil i t ies of the chains, the 
f a i lu re  de t ec to r s ,  and the switches.  For the detectors  and switches,  there are 
two modes of behavior with which r e l i a b i l i t i e s  a r e  a s s o c i a t e d .  The first c lass  
of r e l i a b i l i t y  (Da and Sa on Figure 3-57) i s  a p robab i l i t y  tha t  the device operates 
when fa i lure  occurs .  This function can be performed only once for each chain,  
and the probabi l i ty  i s  defined for a s ing le  ope ra t ion  tha t  t akes  p l ace  in  neg l i -  
gible time. The second class of r e l i a b i l i t y  (4, and Sb on Figure 3-55) is  a 
probabili ty that the device does not spontaneously Qperate during a period of 
time i n  which  no failure occurs.  This type of probabi l i ty ,  l ike  the r e l i a b i l i t y  
of a chain, i s  def ined for  the length of t ime required for  the machine t o  complete 
the assigned task.  Thus the fol lowing probabi l i t ies  are  def ined:  
R, is  t h e  r e l i a b i l i t y  of the  chain,  i .e . ,  the  probabi l i ty  that  it performs 
i t s  functions adequately for the  durat ion of the assigned task.  
Da i s  the condi t ional  probabi l i ty  that when a f a i l u r e  o c c u r s  i n  a chain, 
t h e  f a i l u r e  is  detected and a s i g n a l  is sent  t o  the switch under conditions 
a o r  b. ( A  f a c t o r  of Da is the probabi l i ty  that the switch control is connected 
t o  the e r r o r  d e t e c t o r  f o r  the chain a t  which the switch is posit ioned.)  
D,, i s  the condi t ional  probabi l i ty  that  when no f a i l u r e  o c c u r s  i n  a chain 
for  the  dura t ion  of the task,  no s i g n a l  is  t ransmi t ted  to  the switch when it  is  
pos i t ioned  a t  tha t  cha in .  
Sa is  the  condi t iona l  probabi l i ty  tha t  when the switch receives a f a i l u r e  
signal,  the connection at  which it stands i s  broken and a good connection is made 
to  the next  chain.  
Sb i s  the condi t iona l  probabi l i ty  tha t  i f  the switch does not receive a 
f a i l u r e  s i g n a l  f o r  t h e  d u r a t i o n  of the task, i t  does not step a t  any time during 
the run. (It i s  assumed t h a t  i f  it does step, it makes contact on the next chain.)  
S, is  the  condi t iona l  probabi l i ty  tha t  i f  a good connection is  made every 
time the switch steps,  a good connect ion exis ts  between some chain (or the device 
indicat ing system fai lure)  and the system output a t   a l l  times during the run. 
(It is  assumed that  switching occurs  in  zero time, so  that switching can be thought 
of a s  making contact over the e n t i r e  time in te rva l  except  for  a f i n i t e  number of 
p o i n t s   i n  time. ) 
S t a r t  
m 
RC 
No Fai lure  
RC 
Fai lure  
" 
S C  
Contact Contact 
Holds F a i l s  
Swltching 
Ruled 
D b  D'b Da a 
No Fal lure   Fai lure   Fai lure  N o  Fai lure  
Indicat ion  * +-l +
'b "b 'a "a 'a "a 'b "b 
No Switchin I No I 
Switching  Switching I Switching Switching 
No I I 
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FIGURE 3-57 
FAILURE DIAGRAM OF A CHAIN 
The r e l i a b i l i t y  of the system of m redundant chains i s  defined as the 
p robab i l i t y  tha t  it performs the assigned task successfully. This occurs i f ,  for 
the duration of the  task,  the switch constant ly  (except  for  the points  in  t ime 
required for switching) makes a good connection to a chain that  i s  functioning 
adequately. This can take  p lace  in  m mutually exclusive ways, corresponding to the 
f ina l  connec t ion  to  the  m switch contact. 
The possible  modes of behavior of a chain are diagrammed i n  Figure 3-57. 
Successful operation through a given chain requires that the chain function 
adequately (Rc) ,  t ha t  t he  f a i lu re  de t ec to r  no t  s igna l  an  e r ro r  (D,,), tha t  the  
switch not step spontaneously while connected to this chain (S,)*, and t h a t  t h e  
switch contact remain good (Sc). This has probability R1 = RcI$,SbSc. 
A stepping of the  switch can occw in three ways: 
(1) The c h a i n  f a i l s  (Fc = 1 - Rc)  , the  de tec tor  s igna ls  fa i lure  (D,), and 
the switch steps (sa).  
*An approximation is  made by the use of one value of sb for  the  probabi l i ty  of 
no spontaneous stepping of the switch from  any posi t ion.  A precise  analysis  
would use sb as defined above only  for  the  first chain, with successively larger  
va lues  for  t h i s  probabi l i ty  for chains 2, ... m. Thus the f i n a l  r e l i a b i l i t y  i s  
somewhat lower  than the cor rec t  resu l t .  However, s ince the probabi l i ty  of 
spontaneous switching i n  a l l  p rac t i ca l  app l i ca t ions  will be exceedingly small, 
the  more precise  analysis  does not seem t o  be warranted. 
( 2 )  The chain does not  fa i l ' (Rc) ,  but  the detector  erroneously s ignals  
f a i l u r e  ( D l b  = 1 - D,,) , and the switch s teps  (Sa) .  
(3) The chain does not f a i l  (Rc) ,  the  de tec tor  does  not  s igna l  fa i lure  
(%), but the switch steps spontaneously ( S t b  = 1 - S,,). 
Thus, the  probabi l i ty  of one stepping of the switch is  
a = (1 - Rc) DaSa + Rc (1 - %) Sa + RcDb (1 - S,,) 
There a re  seve ra l  modes of behavior of one chain that lead immediately 
t o  system fa i lure  wi thout  any fai lure  indicat ion,  because of a bad switch contact 
(SI c )  , t o   f a i l u r e  of the   switch  to   respond  to  an e r r o r   s i g n a l  ( S t a )  , o r   t o  
f a i l u r e  of t he  de t ec to r  t o  ind ica t e  f a i lu re  ( D l a ) .  I n  addi t ion,  there  are  modes 
of behavior i n  which the  de tec tor  and switch both make errors  that  cancel  each 
other .  These second-order effects will be a r b i t r a r i l y  r u l e d  out. 
NOW the  probabi l i ty  of successful  operat ion with the  f ina l  connec t ion  to  
the ith switch contact I s  equal  to  the .  p robabi l i ty  of i-1 steppings of the switch 
t imes  the  probabi l i ty  of successful  operation  through one chain,   or  6 ( i-l )R1. 
Then t h e  r e l i a b i l i t y  of the system is  the  sum of these  p robab i l i t i e s  for the  
m switch contacts: 
or 
1 - [(l - Rc) DaSa + R c ( l  - I+,) Sc + RcI+,(l - %)Irn 
R = Ra%SbSc 
1 - [(I - Rc> DaSa + Rc (1 - 4 ) )  sa + Rc4,  (1 - %)I  
where n 
i=1 
so t h a t  
R S  Sc 
Furthermore, since Sc 5 1, 4, 5 1, and S,, 5 1, 
R d 1 - (1 - Rc)m 
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Thus  the  well-known  expression  corresponding  to  perfect  failure  detection  and 
switching  represents  an  upper  limit  for  the  reliability  obtainable. 
In the  present  application  the  initial  machine,  with no redundancy, is 
considered  to  have a reliability Ro. It  is  assumed  that  it  is  possible  to  break 
the  machine  up  into  p  chains of equal  reliability,  Ro ’Ip. It is  further  assumed 
that  the  failure  detector for the  complete  machine  consists of p  units,  each 
associated  with  a  chain,  such  that  indications  of  failure  originating  from  any 
of these  units  are  equally  probable.  Then, i f Da and 4, are  probabilities  assoc- 
iated  with  the  failure  detector f  one  complete  machine,  the  corresponding 
probabilities for the  unit  associated  with  a  chain  will  be Dallp and  %lip. If 
each  chain is made  m  times  redundant,  the  reliability of the  final  system  is 
R S = RO1Ip % Sc x 
For perfect  failure  detection  and  switching,  this  becomes 
Rs = [l - (1 - Rol/p)m] 
Physical  Properties 
Time.  Switching  operating  redundancy  is  used in continuous  time 
applications  primarily,  but  it  can  be  used in intermittent  situations  if  the 
failure-detecting  device  is  capable  of  signaling  the  switching  mechanism  at  the 
proper  time. 
-
Performance.  The  ,performance in many  instances will be  limited  by  the 
reliability of the  failure-detecting  and  switching  assemblies. 
Reliability  Obtainable 
- Gain. Flehinger  provides  tables  and  charts so that,  given an estimate 
of the  initial  unreliability, Fo, of a  nonredundant  system, and the  tolerable 
unreliability, Fs, to  be  permitted in the  final  system,  one  can  judge  from  the 
appropriate  curve  the  degree  of  redundnancy, my and  the  number of chains,  p, 
that  will  meet  the  specifications,  assuming  that  redundancy  is  required. 
Nuisance  Factors. For  initially  unreliable  systems  and  a  moderate 
degree  of  redundancy,  high-reliability  can  be  achieved  only  by  applying  the 
redundancy  to  relatively  small  units.  Imperfect  switching  limits  the  reliability 
attainable  in all  cases  such  that  the  unreliability is  not  a  steadily  decreasing 
function  of  p  but  has a definite  minimum  beyond  which  it  increases. 
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3.8.4 Measures of Redundancy  Gain 
Several  measures of redundancy  gain  have  been  used in the  past.  Among 
these  were  the  following: 
(1) The  ratio of the  time  to  failure of the  redundant  structure  to  the 
time to failure of the  nonredundant  structure  at  a  fixed  reliability 
(R) o r  a fixed  unreliability (Q) (Figure 338). 
Measure : 
tR/tm  at R1 or 
t R h R  at '1 where 
Q1 = 1-R1 
tR 
Time 
FIGURE 3-58 
TIME-6AIN MEASURE 
(2) The  ratio of the  reliability of the  redundant  structure  to  the 
relzability of the  nonredundant  structure  at  a  fixed  time 
(Figur'e 3-59). 
P 
([I 
P 
0 tl 
Time 
FIGURE 3-59 
PROBABILITY-6AIH MEASURE 
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1.0r 
tl 
Time 
0 
Fl6URE 3-60 
UNRELIABILITY-GAIN MEASURE 
(4) The  ratio of mean  time  between  failures (MTBF) of the  redundant 
structure  to  the MTBF of the  nonredundant  structure  or,  conversely, 
the  ratio of the  failure  rates (A) of the  nonredundant  structure  to 
the  redundant  structure. 
Measure : 
(MTBF)~/(MTBF)~ at time (t,) or A N R / A R  at time (tl) 
A review of the  meaning  and  physical  interpretation of the  four  measures 
reveals  a  shortcoming:  Unless  the  exponential  distribution  is  assumed,  each 
measure  fails  to  compare  the  effect of obtaining a specific  reliability  at a spe- 
cific  mission  time.  This  failure  does  not  give  the  proper  interpretation of he 
effect or purpose of redundancy. 
The proposed  measure of gain is the  ratio of the  component  failure  rate of 
the  redundant-structure  components,  at  a  specified  R  and T, to a theoretical 
component  failure  rate of a  nonredundant  structure  that  gives  the  same R and T 
(Figure 3-61). 
2 "_"""" Measure : 
'R/'s at 
P 
PI 
k 
R __---- -- = ,-'st t = t  = T  
0 R N R  
when % = Rm = R 
0 T 
Time 
FIGURE 3-61 
COMPONENT-FAILURE-RATE 6AIH MEASURE 
This  gain  measure  satisfies  the  purpose of r dundancy,  i.e., the  use of com- 
ponents of relatively  high  failure  rate to perform  a  task  that  would  normally  require 
extremely  reliable  components.  Moreover,  the  effect of redundancy is to  permit 
the  use of real  components  where it would  be  impossible  to  use  a  nonredundant 
structure  because of failure-rate  limitations. 
3-7 4 
3.9 MAlHTAlHABlLlTY  AH0  LOGISTICS 
3.9. ;c Introduct ion 
The purpose of this sec t ion  i s  to  provide guidel ines  for  achieving maximum 
main ta inabi l i ty  and suppor tab i l i ty  when microelectronic  devices  are  employed i n  
a system/equipment design. Guidelines are provided i n  two major areas: 
maintenance concepts and maintenance techniques. Subjects discussed under 
maintenance concepts include selection of replacement level; discard or repa i r ,  
spares  concepts ,  loca t ion  of  repa i r  fac i l i t i es ,  and ski l l  requirements .  In  the 
maintenance-technique area, diagnostic procedures and repair  procedures  are  
presented. The use of a Manning and Support Model* and a Discard-at-Failure 
Maintenance (DAM) versus Repair-at-Failure Maintenance (RAM) Model** i s  
referenced where appl icable .  
3.9.2 Maintenance Concepts 
The i n i t i a l  maintainability/logistics t a s k   i n  a system development 
program i s  to  e s t ab l i sh  a  maintenance concept. Th i s  concept i s  t h e  b a s i s  f o r  
succeeding development/design decisions that affect maintenance and l o g i s t i c  
support. The elements of the maintenance concept include the level of equipment 
assembly replaced a t  each maintenance echelon; whether the replaced assembly i s  
repaired o r  discarded; the location, types,  and quan t i t i e s  of spare assemblies/ 
par t s ;  the  loca t ion ,  number, and types of r e p a i r  f a c i l i t i e s ;  and the number and 
types of maintenance persorinel a t  each f a c i l i t y .  Although the concept must be 
es tab l i shed  ear ly  in  a  development program, it should be made suf ' f ic ien t ly  f lex ib le  
t o  allow  changes, i f  necessary,  as the program progresses.  In many programs,  a 
number  of the maintenance elements are fixed before inception, and the remaining 
elements and a design concept must be se l ec t ed  to  enhance the use of the predeter- 
mined elements. 
Select ion of each element of the maintenance concept i s  presented 
individual ly  in  the fol lowing paragraphs.  However, the  se lec t ion  of a mainten- 
ance method f o r  any one element a f f ec t s  t he  se l ec t ion  of a method fo r  t he  o the r  
eiements;  the interactions must be considered. It i s  usually necessary to make 
prel iminary select ions for  each element  and then change each element i n   t u r n   t o  
make it compatible with the  o the r s ,  un t i l  t he  most effect ive overal l  concept  is  
achieved. 
Queuing Tables for Determining System Manning and Related Support Requirements, 
December 19b4, DDC Document AD45820b. 
** Validation of Discard-at-Failure Maintenance Mathematical Model, February 1966, 
DDC Docun?ent Aw79903. 
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3.9.2.1 Select ion of Replacement Level 
The-possible  levels  of replacement can be generalized to the following 
categories  : 
. Component Par t  
. Module (subassembly) 
. Assembly (black  box) 
. Equipment 
A component p a r t  i s  an item that cannot be physically separated without destruction 
of i t s  function. A module i s  a group of p a r t s  mounted on a common s t ruc tu re  tha t  
can be replaced as a u n i t .  An assembly i s  a group of modules, o r  modules and par t s ,  
t h a t  can be replaced as  a u n i t  and that performs a unique function for the system. 
An equipment i s  a group of lower- leve l  i t ems  tha t  fu l f i l l s  an  essent ia l  opera t iona l  
requirement. 
It i s  poss ib l e  to  r e s to re  a malfunctioning system o r  equipment to  opera t iona l  
capabi l i ty  by eliminating the cause of failure through replacement at  any one of 
t h e  above leve ls .  The se lec t ion  of the replacement level i s  contingent on the 
system-availabil i ty requirements,  the level of skil l  of available personnel, the 
type of spares provisioned, the capabili ty of the maintenance organization, and 
the avai lable  resources .  The number and types of maintenance echelons available 
a re  a l so  impor tan t  cons idera t ions  in  se lec t ion  of the replacement level. Main- 
tenance tasks can be divided among the echelons to  increase system a v a i l a b i l i t y  
and reduce support costs. 
Replacement-Level Effect  on Maintenance 
In general ,  the  higher  the level  of replacement for operating equipment, 
the grea te r  the  ava i lab i l i ty  achieved  and the lower the maintenance skil l  and 
test-equipment  requirements. If r e p a i r  i s  e f f ec t ed  a t  t he  equipment leve l ,  down- 
time can be reduced significantly through automatic fault detection and subst i -  
tut ion.  This  method can be used a t  lower levels a lso but with the penalty of 
increased equipment  complexity and decreased equipment r e l i a b i l i t y .  A t  the 
opposite end of the  scale ,  i f  r e p a i r  i s  e f f ec t ed  a t  t he  pa r t  l eve l ,  equipment 
downtime i s  the  g rea t e s t  ( l owes t  ava i l ab i l i t y )  and requiPements f o r  maintenance 
s k i l l s  and test equipment a r e  maximum. However, higher  levels  of  replacement 
generally require greater expenditures for spares procurement, handling,and storage. 
The grea tes t  cont r ibu tor  to  ac t ive  downtime i s  the t ime required to  isolate  
t h e  f a u l t  t o  a replaceable  uni t .  A s  the complexity of the  replaceable  uni t  i s  
reduced, the number o f  u n i t s  t o  s e l e c t  from becomes grea te r .  It has been found 
that f o r  a given maintenance concept and design philosophy, the time to locate 
the cause of fa i lure  var ies  approximately as the  log  to  the  base  two of 2, where 
- N i s  the number of replaceable units i n   t h e  equipment. A des i red  leve l  of 
ava i l ab i l i t y   can  be obtained by making t rade-offs  between the   l eve l  of replace- 
ment and the degree of d iagnos t ic  capabi l i ty  provided  ( tes t  .po in ts ,  bu i l t - in  
t e s t  equipment,  automatic f au l t  l oca t ion ,  e t c . ) .  An addi t iona l  cons idera t ion  in  
the  se lec t ion  of the replacement level i s  whether discard-at-failure maintenance 
(DAFM) or r epa i r - a t - f a i lu re  maintenance (RAFM) i s  t o  be  used. T h i s  consideration 
i s  discussed i n   d e t a i l   i n   S e c t i o n  3.11.2.2. 
When more than one echelon of maintenance i s  provided, high equipment 
availability can be obtained through high-level replacement, while spares require- 
ments can be minimized through subsequent repair of the replaced unit. Through 
r epa i r  of the replaced units for a-number of equipments a t  a central ized locat ion,  
the total  requirements for maintenance skills and t e s t  equipment can be reduced. 
The Manning and Support Model can be used t o  determine optimum replacement levels 
and d iv i s ion  of maintenance tasks. The procedure used i s  t o  enumerate a l l  of the 
pract ical  a l ternat ive replacement  levels  and task divis ions that will provide 
the  des i r ed  ava i l ab i l i t y  l eve l  and then  se lec t  the  one that requires  the smallest  
amount of resources (spares, maintenance personnel, test equipment, and 
f a c i l i t i e s ) .  I n  most s i t ua t ions ,  many of the elements of the maintenance 
concept are predetermined, and thus  the  prac t ica l  a l te rna t ives  and the number 
of comparisons t o  be made are  l imi ted .  
Recommended Monolithic-Circuit Replacement Level 
The inherent advantages of monoli thic  c i rcui ts  can be realized through 
replacement a t  the module l e v e l  or higher  level .  The inc reased  r e l i ab i l i t y  and 
reduced circui t  cost  should make it feas ib l e  t o  replace modules containing 
from 5 t o  300 I C  Is depending on the overall maintenance concepc. The replaced 
module could be e i ther  repa i red  or discarded depending on the economics of the 
pa r t i cu la r  s i t ua t ion .  The chief advantage of t h i s  pol icy is  the el iminat ion of 
t e s t ing  and replacement at the individual  I C  l eve l .  Replacement  of individual  
IC's would r equ i r e  spec ia l  sk i l l s ,  t e s t  equipment, and too ls ,  and would be 
de t r imenta l  to  equipment avai labi l i ty  because of the additional time necessary 
t o  loca te  and replace a s ingle  I C .  
I n  t he  packaging of LSI devices, the m i n i m u m  module would contain a t  l e a s t  
one device i f  the device were highly complex, and two or more f o r  l e s s  complex 
devices. The design of both LSI and I C  modules should be such that they perform 
unique functions, and the number of different types should be  minimized. T h i s  
design concept t r i l l  enhance the capabi l i ty  for  diagnosing equipment malfunctions 
and reduce logistic-support requirements. The concept also p r i l l  f a c i l i t a t e  t h e  
use of DAFM and logis t ic  se l f - suppor t ,  whlch a r e  d i s c u s s e d  i n  d e t a i l  i n  a l a t e r  
chapter.  
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3.9.2.2  Discard  Versus Repair 
A t  any l e v e l  of maintenance there are two a l te rna t ives :  (1) t o  r e p a i r  a 
fa i led  i tem and r e t u r n  it to  the  spares  inventory ,  01- (2)  to  d iscard  the  fa i led  i tem 
and procure a replacement. The f a i l e d  u n i t  can be r epa i r ed  loca l ly  o r  s en t  t o  
another  echelon. The general  advantages of DAFM are: (1) reduced skills require- 
ments, (2) fewer tools ,  (3)  less complex and fewer types of test  equipment, and 
(4) simpler administrative procedures. The disadvantages are higher costs of 
spares and increased  s torage  fac i l i t i es .  The dec i s ion  fo r  DAFM versus F U F M  is  
based on the lowest  total  support  cost .  
In  general ,  DAFM i s  considered the  b e s t  approach for  monoli thic-circui t  
equipment. The lower c i r c u i t  c o s t  and h i g h e r  r e l i a b i l i t y  of I C  Is allow the 
discarding of more complex modules. Other advantages t o  be rea l ized  from the 
general use of DAFM axe the elimination of depot maintenance, reduced training 
requirements for maintenance personnel, and simplified support systems. A s  the 
l e v e l  of DAFM i s  raised, the maintenance requirements w i l l  be reduced u n t i l  t h e  
need f o r  a maintenance organization i s  completely eliminated. This will be 
accomplished through self-checking equipment, with replacement and discard of 
assemblies or whole equipments by the operator personnel. 
3.9.2.3  Logistic-Support  Concepts 
There are three general  supply concepts:  (1) spa r ing  a t  one l e v e l  ( p a r t s )  
with periodic resupply,  (2) sparing at  more than one l e v e l  with periodic resupply, 
and (3)  se l f - suppor t  ( in i t ia l  p rovis ioning  of spares for the planned equipment l i f e  
time). Each of these concepts can have variations in cycle periods (except self-  
support) ,   level  of  confidence,   types  of  spares,  and s torage  locat ions.  The se l f -  
support concept i s  bas ica l ly  the  same as periodic resupply,  with the cycle period 
equal  to  the planned equipment l i f e .  The select ion of  a supporf  concept is based 
on achieving the desired level  of  equipment ava i lab i l i ty  a t  the  lowes t  cos t .  
Controll ing factors are other elements of the overall maintenance concept and 
aspects of the support system tha t  have been predetermined. 
Se l f  -Support 
The self-support concept involves a number of techniques by which suf f ic ien t  
spares are provided concurrent with the del ivery of the  equipment to  maintain the 
equipment in  opera t iona l  s ta tus  throughout  i t s  u s e f u l  l i f e .  It can  be  accomplished 
by providing spare replaceable units separately,  by mounting spare  par ts  on each 
module of the equipment, o r  by providing suff ic ient  redundancy to preclude equip- 
ment f a i l u r e .  With p r e s e n t  c i r c u i t  r e l i a b i l i t i e s  and c o s t s ,  t h e  l a t t e r  two methods 
will probably not be f e a s i b l e  i n  most appl icat ions.  However, with cer ta in  types 
of eq.?i?ment [h igh ly  r epe t i t i ve  pa r t  ( I C )  types and h igh  r e l i ab i l i t y ] ,  i t  may be 
feas ib le  to  provide  spares  as  par t  of each  ins ta l led  module. 
The nurlber o f  s epa ra t e  spa res  r equ i r ed  in i t i a l ly  to  ensure ( t o  a desired 
level of confidence) no equipment downtime because of lack of spares has been 
c a l c u l a t e d  f o r  v a r i o u s  u n i t  r e l i a b i l i t i e s  and equipment complexities.* The 
calculations are based on an assumption of a c o n s t a n t   f a i l u r e   r a t e   f o r   t h e   p a r t s  
under consideration; the probabili ty,  then, of having 2 or fewer failures i n  
time 2 is  given by 
P (r)  = e - h t  
N=O N! 
where 
N = Number o f   f a i l u r e s  
h = F a i l u r e   r a t e  of parts being considered 
t = Operating time 
Table 3-7 i l l u s t r a t e s   t h e   r e s u l t s  of for a n  equipment l i f e  of 
2 x 10 hours (approximately ten years).  The capt ions used in  the t a b l e  a r e  
def ined as  follows: 
4 
Equipment Life  -- Required equipment opera t ing  l i fe  (hours )  
Part  MTBF, Hours -- Mean time between fa i lures  (hours )  of  each  par t  ( I C ,  
mc, or LSI) 
Probabili ty Level -- Probabi l i ty  tha t  the  equipment will not have any 
f a i l u r e s   f o r  which a spare  par t  i s  not  avai lable  
during the required equipment l i f e  
Tota l  Par t s  per  Equipment -- The t o t a l  number of p a r t s  ( I C  or ISI) used 
i n   t h e  equipment 
Number of Circui t  Types -- Number of di f fe ren t  types  of  c i rcu i t s  (modules) 
used i n  the equipment 
Two numbers appea r  fo r  each  p robab i l i t y  l eve l  l i s t ed  in  the  t ab le .  The 
upper number i s  the  number of spa re  c i r cu i t s  r equ i r ed  fo r  maximum use of a s ingle  
c i rcu i t  type .  For example, i f  the equipment contains a t o t a l  of 100 c i r cu i t s  o f  
10 different  types,  the upper  number would be the spare  c i rcu i t s  requi red  when 
one c i rcu i t  type  i s  used 91 times and each of the other 9 types i s  used once. The 
lower number i s  the  number of spares needed fo r  equa l  u se  o f  a l l  c i r cu i t  t ypes .  
While these two s i t u a t i o n s  may not necessarily correspond to the part-type combin- 
a t ions  fo r  abso lu t e  m a x i m u m  and minimum spare-parts requirements, they do repre- 
sent extremes that will include most combinations of part  types.  
*Investigation of Factors Affecting Early Exploitation of Integrated Solid 
Circuitry,  ASD-TDR-7-998-2, Contract AF 33(657 -8785, 12 October 19- 
1 January 1963,' ARINC Research Publication 23412-342. 
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I 
M F M  
MTBF 
Hours 
1 os 
108 
10' 
' r o b a b i l i t y  
Levels  
* 50 
-75 
.90 
.95 
.99 
* 50 
a75 
-90 
.95 
.99 
50 
a75 
-90 
.95 
.99 
.50 
-75  
.so 
.95 
.99 
T o t a l   P a r t e   p e r  
Equipment: 100 
Number 3f 
Par t   Types  - 
1 10 100 
20 40 200 
23 50 200 
- 28 - 
26 60 300 
- 32 - 
27 60 300 
- 42 - 
30 80 300 
- 44 - 
- 45 
2 10 100 
3 10 100 
- 2 -  
4 20 100 
- 4 -  
- 13 
5 30 100 - 13 
- 
6 30 200 - 15 
0 0 0 
0 0  
- 0 -  
- 0 -  
0 
1 10 100 
- 1 -  
1 10 100 
2 10 100 
- 1 -  
- 11 - 
0 0 0 
- 0 -  
0 0  0 
- 0 -  
0 0  0 - 0 " 
1 10 100 
- 1 -  
1 10 100 
- 2 -  
TABLE 3-7 
SPARE PARTS REQUIREMENTS FOR LOGISTIC SELF-SUPPORT 
IEuuiDment Life = 2 x lo4  Hours] 
T o t a l   P a r t e   p e r  I Tota l   Par o   per   Tota l   Par s   per  I T o t a l  Parts p e r  
Equipment: 500 Equipment: 1000 I Equipment: 5000 Equipment:10,000 
Number 3f Par t  Types  Number of Pa r t  Types  Number 3f Par t  Types  Number of P a r t  Types 
1 10 100 250 500 1 10 100  250 500 1 10 100 250 500 1 10 100 250 500 
The use of t he  t ab le  i s  i l l u s t r a t e d  below, with the fol lowing condi t ions 
given: 
Required  equipment l i f e :  2 x 10 hours 
Par t  MTBF: lo7 hours 
Probabi l i ty   level :  0.99 
To ta l   pa r t s   pe r  equipment: 5,000 
0 Number of c i rcu i t   ypes :  250 
4 
The first s tep  i s  to  loca te  the  requi red  equipment l i f e ,  which appears 
d i r e c t l y  under t h e  t i t l e  on the  tab le ;  Then the  pa r t  MTBF i s  loca ted  in  the  
first column. The p robab i l i t y  l eve l  i s  loca ted  next  in  the second column.  The 
" t o t a l  p a r t s  p e r  equipment" i s  l o c a t e d  i n  one of the  next  six major column headings, 
and under  th i s  the  column for the  number of c i r cu i t  t ypes  i s  located. Thus the 
two spares numbers for the conditions assumed a r e  l i s t e d  a s  500 and 266. These 
numbers correspond t o  extreme combinations of circuit-type usage, and most usage 
will f a l l  between these two extremes. 
No more than Pj percent of t h e  t o t a l  equipment p a r t s  would be required 
as  spares  for e i t h e r  extreme combination of c i r cu i t  t ypes .  Two o ther  po in ts  a re  
of i n t e r e s t :  (1) there  i s  l i t t l e  d i f fe rence  in  the  spare-par t s  requi rements  
for probab i l i t i e s  of equipment survival  of 0.90, 0.95 , and 0.99; and (2)  the  
spares  requirement  usual ly  increases  a t  a slower r a t e  t h a n  the number of  c i rcu i t s .  
Tables for equipment l i v e s  of l e s s  t han  2 x 10 hours  a re  g iven  in  ASD-TDR-7-998-2. 4 
Self-support may be accomplished a l so  by providing a t  l e a s t  one spa re  fo r  
each par t  type in  a module. These spares  a re  mounted i n  t h e  same manner as the  
a c t i v e  c i r c u i t s  and can be used t o  r e p l a c e  f a i l e d  IC's by soldering jumper wires. 
For LSI, spare circuit  elements can be provided that also can replace the operating 
devices through external jumpers. Redundancy can  be  used as a self-support  
method through the provision of two or more IC's or LSI's for each device 
required by the  equipment. By proper  select ion of redundancy configuration and 
with a su f f i c i en t  number of al ternate  paths ,  an equipment can be designed t h a t  
has a very low probabi l i ty  of f a i lu re  du r ing  i t s  use fu l  l i f e .  In  app ly ing  redun- 
dancy t o  I C l s ,  extreme caution is necessa ry  to  ensu re  tha t  ce r t a in  f a i lu re  modes 
do not  cause fai lure  of the  a l te rna te  pa ths  o r  assoc ia ted  c i rcu i t s .  
Periodic Resupply 
Ebel and Law* have developed a rather simple procedure for determining 
spare-parts requirements. The mathematical basis i s  the same as that for se l f -  
support. From this equation a set of curves was developed t o  show the number of 
WG. Ebel and A. Lang, "Rel iab i l i ty  Approach to  the Spare Parts  Problem", 
Proceedings, Ninth National Symposium on R e l i a b i l i t y  and Quality Control, 
(San  Francisco:  January, 1963). 
3-81 
spares  to  s tock  f o r  a given period to back up a given number of items that have 
a known f a i l u r e  r a t e .  These curves, illustrated in Figure 3-62, are used as 
follows : 
(1) Determine t h e  f a i l u r e  r a t e  ( A )  of each part or assembly. 
( 2 )  Determine the number of times the item is  t o  be replaced, i.e.,  the 
number 3f times the item appears i n  a system, mult ipl ied by the  number 3f systems. 
(3) Determine the combined f a i l u r e  r a t e  f o r  this i t em fo r  t he  to t a l  number 
of times it i s  used i n  a system and t h e  t o t a l  number of systems involved. 
(4 )  Determine the  to t a l  ope ra t ing  t ime  fo r  t he  item;  e.g.,  a par t  operat ing 
eight hours per day f o r  one year has a to t a l  ope ra t ing  time of four  months. 
(5) Enter  the  le f t  s ide  of the  char t  a t  the appropriate  cumulat ive fai lure-  
r a t e  l e v e l  ( p o i n t  a ) .  Draw a horizontal  l ine to  the curve represent ing the desired 
operating time. 
( 6 )  At .  t he  in t e r sec t ion  of t he  ho r i zon ta l  l i ne  and the curve (point b),  
drop a v e r t i c a l  l i n e .  The  number of spares required is read a t  t he  In t e r sec t ion  
of t h e  v e r t i c a l  l i n e  and the abscissa  (point  c) .  
Assume t h a t  an equipment uses  two subassemblies, each of which has an expected 
hour ly  f a i lu re  r a t e  of 500 X 10- . The equipment i s  t o  be used 8 hours per day. 
How many spares  are  required for  a period of three calendar years? The cumulative 
6 
hour ly  f a i lu re  r a t e  i s  1000 X 10- . 
This value is ind ica ted  as  (a )  on 
Figure 3-62, and a hor izonta l  l ine  is 
drawn from that point .  The t o t a l  
operating  time i s  12  months. The 
in te rsec t ion  of the  hor izonta l  l ine  
and the operating-time curve for 
12. months i s  indicated in  Figure 3-62 
as ( b ) .  Draw a v e r t i c a l  l i n e  from 
t h i s  po in t  to  the  absc issa .  The i n t e r -  
sect ion with the abscissa i s  indicated 
as ( c ) ;  t he  number of spares required 
i s  14. 
6 
The procedure can be used for 
parts ,  modules, or  higher- level  assem- 
b l i e s .  Where multiple  supplylevels 
are  required (parts a t  a depot and 
modules a t  the  equipment i n s t a l l a t i o n ,  
1 2  5 -10. 20 50 100 e tc .  ) , the  procedure  can be  used 
Number of Items 
independently a t  e a c h   l e v e l   t o   f u l f i l l  
the requirements a t  that l eve l .  FIGURE -3-62 
MINIMUM SPARE REQUIREMENTS FOR VARIOUS 
OPERATIN6 PERIODS (90-PERCENT CONFIDENCE LEVEL] 
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". " 
The in i t ia l  spare  requi rements  for each level (maintenance echelon) can be 
determined through the use of the Manning and Support Model descr ibed  in  
Section 3.10.2.1. 
Recommended Support Concept 
The i n i t i a l  p r o v i s i o n i n g  of spares  suff ic ient  for  the planned equipment 
l i f e  i s  economically and phys ica l ly  prac t ica l  a t  t h i s  time. A s  i nd ica t ed  in  the  
prev ious  sec t ion ,  on ly  ten  to  f i f teen  percent  of t h e  t o t a l  p a r t s  ( I C ' s )  i n  the 
equipment need be  provis ioned  in i t ia l ly  to  provide  a high confidence of s u f f i c i e n t  
l i fe t ime spares .  The small  s ize  of an I C  will allow easy storage of q u a n t i t i e s  
i n  t h i s  r a n g e .  A s  t h e  r e l i a b i l i t y  of I C ' s  increases,  this method will become 
more and more a t t r a c t i v e .  
The advantages to  this  approach are  the reduction of equipment downtime 
due t o  t h e  u n a v a i l a b i l i t y  of a spare ,  reduct ion in  paperwork by the maintenance 
organization, and lower overall support; cost for the equipment. On a la rger  
scale,  exclusive use of t h i s  concept would l ead  to  the elimination of many 
supply organizations and warehousing f a c i l i t i e s .  An addi t iona l  benef i t  i s  that 
p roduc t ion  f ac i l i t i e s  for i tems pecul iar  to  an equipment do not have t o  be main- 
ta ined.  However, i n  this approach great care must be exercised i n  determining 
the support requirements so tha t  spares  a re  not  deple ted  ear ly  in  the equipmeiltls 
l i f e .  
3.9.2.4 Location of Repa i r  Fac i l i t i e s  
Maintenance i s  performed a t  essent ia l ly  three  loca t ions :  on the equipment, 
i n  t h e  v i c i n i t y  of the equipment, or at  a depot. The v i c i n i t y  of the  equipment 
' includes the base to  which the equipment i s  assigned or, in  case  of a f l e e t ,  
another ship or a tender.  A depot i s  a cen t r a l i zed  r epa i r  f ac i l i t y  capab le  
of complete equipment overhaul; it may be operated by a c iv i l ian  cont rac tor ,  
equipment manufacturer, or  the equipment owner. 
Under various maintenance concepts, any combination of t h e s e  f a c i l i t i e s  may 
be used. In some cases, two or a l l  t h r e e  a c t i v i t i e s  a r e  combined i n t o  one f a c i l i t y .  
The requi rements  for  these  fac i l i t i es  a re  de te rmined  by the maintenance skills, 
t e s t  equipment, and tools  required by the equipment. Where spec ia l  skills or 
expensive equipment are  required for maintenance, these tasks are best  relegated 
t o  a c e n t r a l i z e d  f a c i l i t y  f o r  maximum use of resources. However, equipment design 
should be such that these requirements are minimized or eliminated. With the  DAFM 
concept, it may be poss ib l e  to  e l imina te  a l l  bu t  on-equipment maintenance. 
It i s  recommended for monolithic-circuit  equipment t h a t  t h e  s i n g l e  f a c i l i t y  
or "self-sufficiency" concept be u t i l i z e d .  Under t h i s  concept, equipment i s  
,repaired by replacing a module, and t h e  f a i l e d  module i n  t u r n  i s  e i ther  repa i red  
l o c a l l y  by the same organiza t ion  or  is discarded. Failed modules that are beyond 
the  r epa i r  capab i l i t y  of the local maintenance organization are returned to the 
manufacturer for repair. This concept, along with DAFM and self-support, will 
allow the elimination of d e p o t  f a c i l i t i e s  and support  pipelines and reduce main- 
tenance-skill requirements. Additional advantages are maximum equipment avai l -  
a b i l i t y  and significantly reduced support  costs.  In cases where t h i s  approach 
cannot be used, the Manning and Support Model should be used t o  determine the 
optimum a l l o c a t i o n  of tasks and r e s o w c e s  t o  t h e  v a r i o u s  f a c i l i t i e s .  
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I 
TESTING 
F O U R  
4.1 IHTRODUCTIOH 
Quality-assurance  tests of the  type  performed on transistors  and  diodes  can 
usually  be  applied  to  integrated  circuits.  Figure 4-1 shows  the  sequence of events 
and  the  organizations  involved in a  typical  test  program. The extent  to  which  the 
tests  are  employed  depends on the  criticality of the  device  application.  Devices 
intended f o r  noncritical  use  (industrial  equipment,  radio,  television)  usually 
receive  minimum  testing  before  being  installed. The  manufacEurer  might, f o r  ex- 
ample,  perform  only  a  partial  electrical  test,  and  the  customer's  incoming in- 
spection  might  consist of only  a  part  count  and  a  visual  examination for damage. 
However,  a  device  earmarked f o r  a  high-reliability  system i s  generally  sub- 
jected  to  extensive  testing. The manufacturer i s  likely  to perfom mechanical, 
electrical,  and  hernietic-seal  tests,  along  with  a  reliability  study  to  verify  the 
failure  rate  and  screening  tests  to  detect  potential  failures.  The  customer's  in- 
coming  inspection  includes  both  visual  and  electrical  checks. In many  cases  the 
customer  subjects  a  sample of the  devices  to  tests  identical  to  those  performed  by 
the  manufacturer. The  mandacturer's and  customer's  data  are  then  compared  to 
verify  device  reliability. 
As indicated in Figure 4-1, defective  devices  may  be  sent  to  a  failure- 
analysis  group f o r  detailed  analysis. Data  obtained  from  such  analyses  are  usually 
communicated  internally  to  the  components  group f o r  use in specifying  future  devices 
and  evaluating  specifications.  These  data  may  also  be  transmitted  to  the  device 
4-1 
manufacturer.  The  function and procedures of the  failure-analysis  group  are 
discussed in detail in Chapter 6. Figure 4-2 indicates  some of the  problems 
associated  with an integrated-circuit  test  program. For incoming  inspection, 
new  test  fixtures  and  procedures  are  needed for handling  the IC packages. 
Additionally,  since  IC's  cannot  always  be  tested on a  go/no-go  basis,  many  tests 
are  quite  complex;  thus  test  personnel  must  be  retrained. 
Section 4.2 deals  with  the  tests  that  may  be  performed  by  the  device 
manufacturer,  the  user, or both. Factors  such  as  purpose of test,  effectiveness 
of the  test  to  detect  various  failure  modes or mechanisms, and relative  cost  .are 
described for most of the  tests  performed on IC devices. Tests  that  may  also  be 
used in a  screening  program  are  tabulated and compared in Section 4.3. Section 
4.3 also  contains  a  discussion of screening  approaches.  Sections 4.4 through 4.6 
cover  tests,  equipments,  and  fixtures  required for the  evaluation of integrated 
circuits. 
4.2 QUALITY-ASSURANCE  T STS 
4.2.1 Introduction 
Quality-assurance  testing of 
portant  aspect of IC procurement, 
the  failure  rates of IC devices. 
the  probability of survival;  this 
integrated  circuits is becoming  the  most  im- 
principally  because  it is difficult  to  verify 
The  failure  rate is a  quantitative  indication of 
value is difficult  to  obtain  for  highly 
reliable  devices  because of the  large  number of test  hours  required  to  verify  a 
low  failure  rate.  Such  rates  are  thus  usually  not  available. If they  are, 
their  validity  is  questioned  by  the  user  unless  he  has  verifled  the  tests. 
To  overcome  this  uncertainty,  the us r  who  requires  highly  reliable  devices 
has  turned  increasingly  to  intensive  quality-assurance  testing.  Typically, 
quality  is  assured  by  a  combination of screening  (100-percent  testing)  and  accept- 
ance  (sampling)  tests -- including  visual  inspection  and  physical,  environmental, 
electrical, and life  tests.  The  type  and  extent of the  test  performed  depend on 
the  reliability  requirements of the  application. 
Because  the  application  determines  the  assurance-test  procedure,  it is not 
possible  to  define all  the  tests  as  either  screening  tests or acceptance  tests. 
At  one  extreme,  it is possible  to  include all the  tests  described  in  this  section, 
except  those  that  are  destructive, in a  screening  procedure. At the  other  extreme 
a  screening  procedure or sampling  test  might  include  only  visual  inspection  and 
electrical  testing. 
Incoming  inspection  and  sampling  tests  should  identify  devices  that  are 
actually  defective or determine  the  probability  that  more  than  a  specified  number 
are  defective  in  a  specific  lot.  Screening  should  serve an additional  and  much 
more  important  function -- the  elimination of incipient  failures,  those  defects 
that  are  manifested when  the  equipment  becomes  operational. 
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While  it  may  be  possible  to  standardize  certain  tests,  it i  not possible  to 
develop  a  universal  testing  procedure.  Some  applications  require  higher  reli- 
ability  than  others  under  varying  stress  levels.  It is  the  responsibility of the 
user to  develop  the  most  effective  test  procedure  that  satisfies  the  requirements 
for a  specific  application.  From  this  viewpoint,  the  most  effective  test  procedure 
is  the  one  that  meets  the  application  requirements in the shortest  time  at  the 
lowest  cost. 
Sections 4.2.2 through 4.2.5 are  descriptions of the  tests  commonly  per- 
formed on IC's. 
4.2.2 Wafer  Testing 
For a  highly  reliable  device,  it  is  necessary  to  start  with  high-quality 
silicon  material.  The  material  must  then  be  processed  with  excellent  workmanship, 
control, and inspection. 
Wafer  tests  are  performed  by  the  device  manufacturer,  principally  for  process 
control.  Some of the  tests  are  performed  repeatedly  during  wafer  processing, 
including  dicing. 
4.2.2.1 Wafer  Inspection 
The  wafer is inspected  at  various  'stages of its  processing  to  detect  faults 
and  measure  critical  physical  characteristics.  Common  faults  include  the  following: 
Mffusion faults 
Wafer  crystal  imperfections 
Oxide  faults 
Physical  damage 
Photolithographic  defects 
Pinholes 
Critical  physical  characteristics  include  oxide thichess, resistivity,  and 
resistivity  uniformity. 
Microscopic  visual  inspection  can  detect  oxide  faults,  physical  damage,  and 
photolithographic  defects.  Oxide thichess is measured  by  interferometer  tech- 
niques.  Electrical  probing is used  to  detect  pinholes,  diffusion  faults, and 
wafer  crystal  imperfections. 
A four-point  probe  can  be  used  to  determine  resistivity and resisitivity 
uniformity.  Electrical  probing  can  be  performed on the  wafer  components or on a 
test  evaluation  group  (TEG)  specifically  fabricated on the  wafer for evaluation 
purposes.  Resistivity  measurements  are  performed on the  wafer.  Required  tests 
are  conducted  before  and  after  each of the  appropriate  processing  steps. 
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4.2.2.2 Epitaxial   Inspect ion 
Defects i n  e x p i t a x i a l  s i l i c o n  l a y e r s  may be on the  sur face  or  they  may be 
within the epi taxial  layer .  Typical  of the types of defects observed are pin- 
holes ,  . s tacking faul ts  , and pyramids. These may be caused by contamination 
or  subs t ra te  c rys ta l  defec ts .  Tes ts  a re  performed a f t e r  e x p i t a x i a l  growth;  and 
the instruments used include high-power microscopes for  detect ing etched defects  
and topological defects, phase-contrast microscopes for detec t ing  s tacking  fau l t s ,  
and four-point  probes for  measuring resis t ivi ty .  
4.2.2.3 High-Voltage I so l a t ion  Tes t  
The high-vol tage isolat ion test is used to  de tec t  incomple te  i so la t ion  and 
d i f fus ion  f au l t s .  An e l ec t r i ca l  p robe  can be used t o  measure the breakdovm voltage 
a t  any process  s tep desired.  
4.2.2.4 D-C E l e c t r i c a l  Tests 
Component parameters are measured a f te r  var ious  d i f fus ion  s teps ;  the  
complete c i r c u i t  i s  measured a f te r  meta l iza t ion .  The major reason for measuring 
component values,  primarily those of t r a n s i s t o r s ,  is t h a t  it is often necessary to 
rediffuse the wafer to optimize parameters after the components have been fabricated.  
Often, to  increase the wafer  yield,  the emit ter  will be rediffused to optimize 
the  dev ice  cha rac t e r i s t i c s  fo r  the s p e c i f i c a t i o n  t o  which the devices are being 
b u i l t .  Although a l l  previous diffusions are  affected at  the t ime the emit ter  is 
rediffused,  the emit ter  area contains  the highest  impuri ty  concentrat ion.  The 
t e s t s  performed on t r ans i s to r s  a re  Usua l ly  measurements of t he  t r ans i s to r  p and 
Vm0; they are  made with a microscopic electrical  probe. 
The device manufacturer performs tests during processing and before  die  
mounting for  reasons  of economics. The cost  of a d i e  i s  nominal u n t i l  it is 
mounted on the header. The cost  of the finished device is reduced by eliminating 
a t  t h i s  s t age  dev ices  tha t  will not  pass  the  f ina l  inspec t ion .  
/ 
4.2.2.5 A-C E l e c t r i c a l  Tests 
A-C e l e c t r i c a l  t e s t i n g  is usual ly  not  performed on the wafer. If it  is, 
an e l e c t r i c a l  probe i s  used. Parasit ics can be a problem f o r  f a s t  p u l s e s  and 
high frequencies. The purpose of such tests i s  essent ia l ly  to  e l imina te  devices  
t h a t  will n o t  p a s s  f i n a l  dynamic t e s t i n g ,  a t  which point  the cost  of throwing 
away the device is high. There may be some r e l i a b i l i t y  advantage inherent in 
a-c wafer testing, but it is not agreed upon within the industry.  
4.2.3 Dice Visual  Inspection 
After the wafer is f a b r i c a t e d , i t  i s  diced; each die i s  visually inspected 
to  detect  oxide defects ,  metal izat ion defects ,  cracks or  chipping of  the die ,  
and misalignment defects. Thls  is usual ly  performed a t  7x t o  20x magnification. 
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4.2.4  Pre Cap Tests  
4.2.4.1 Wire P u l l  Test  
The elements of t he  wi re  pu l l  t e s t  a r e  as follows: 
Fa i lure  Mechanisms. Defective wire bonds due t o  poor workmanship or 
machine control.  
Deleterious Effect. Destructive (performed on a sample basis). 
Posit ion of Tes t  i n  Tes t ing  Sequence. This t e s t  i s  performed by the bonding- 
machine operator  a t  the beginning of the  work s h i f t .  
Relat ive Cost. The cost  of performing t h i s  t e s t  i s  very low although 
a l l  devices  tes ted must, of course, be discarded. 
Ef fec t iveness .  This  tes t  i s  simple t o  perform, and  from the standpoint of 
cost  and time v e r s u s  r e l i a b i l i t y ,  it i s  an excellent indication of wire- 
bond in t eg r i ty .  
Example of Detailed Stress Levels. Gold wires bonded a t  both ends should 
exhib i t  s t rength  in  excess  of 5 grams; aluminum wires bonded a t  both ends 
should exhibi t  s t rength in  excess  of 2 grams.  These values are read on 
the gauge and are  not  the  ac tua l  force  on the bond, which i s  about 8 times 
g rea t e r  for a 100-mil wire length. 
Discussion. An example of such a t e s t  for poor post and chip bonds i s  the 
use of a tension gauge t o - p u l l  bonded wires. The gauge may be ei ther  auto-  
matic or manual. All the  bonds on three devices from each bonding machine 
being operated should be pu l l ed  a t  t he  s tar t  of each sh i f t  t o  ensu re  tha t  
bonding i s  under control. The tension reading should be greater  than some 
predetermined value. 
4.2.4.2 Infrared Test 
The elements of the infrared test are.  as follows: 
Fa i lure  Mechanisms. Excessive localized heating due to  voids  between the 
subs t ra te  and header or poor thermal design. 
Deleter ious  Effect .  None. 
Posit ion of Test  in  Test ing Sequence. Currently limited t o  use in design 
evaluation. 
Relative  Cost.  Expensive. 
Effectiveness. This type of test i s  a good engineering design tool, but 
i t s  slowness makes i t  i n e f f i c i e n t  as a process inspection tool.  
Discussion. The use of infrared scanning i s  cur ren t ly  l imi ted  to  the  
design  phase.  Present  equipment will not permit 100-percent in-process 
tes t ing .  The industry i s  not  sure  that  such screening i s  even required 
i f  the  c i rcu i t  has  been well designed. 
4-6 
4.2.4.3 Visual  Inspection 
The  elements of visual  inspection  tests  are  as follows: 
Failure  Mechanisms 
Lead  dress Die  Bond 
Particles  Wire  Bond 
Corrosion  Contamination 
Metalization  defects  Oxide  Defects 
Chip  mounting  and  chipped or cracked  die 
MIL-STD.  750A,  Method 2071. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  Immediately  prior  to  encapsulation. 
Relative  Cost.  Low  to  moderate. 
Effectiveness.  When  this  test  is  performed  by  a  qualified  inspector 
using  appropriate  microscopes,  it  is  highly  productive; t  is  essential 
in  high-reliability  programs. 
Discussion.  The  equipment  required to perform  this  inspection  is  any 
magnifying  apparatus of 5Ox (or  greater) with a  collimated  light  source. 
It should  include  a  manipulator  that  provides  circult  orientation  and 
handling  facilities for  visual  ease  in  inspecting. 
Lead  dress  presents  a  serious  reliability  problem,  primarily  because 
Intermittent  shorts  due  to  poor  lead-dress  quality  often  pass  many  or  all 
of the  required  device  tests.  The  use of X-ray  screens to illuminate  poor 
lead  dress is discussed in Section 4.2.5.13. However,  X-ray is ineffective 
when  aluminum  leads  are  used.  Defects  and  poor  process  control or  work- 
manship  should  be  looked for in the  following  categories: 
Process  Uniformity. A topological  representation  should  be  provided  for 
inspection,  and all devices  should  conform  to  this  topology. All devices 
of the  same  part  number  in  each  lot  should  be  identical  in  appearance. 
There  should  be  no  inconsistencies in topology  orientation,  bond  patterns 
and  placement,  etc.,  that  cause  a  heterogeneous  appearance. 
Cleanliness.  The  active  device  should  be  free  from  any  chemical  residues 
(including  lacquer,  varnish, or jelly) or discoloration  resulting  from 
device  production  and  handling.  Both  the  device  and  package  should  also 
be  free of foreign  particles  greater  than 0.5 mil (0.0005 inch)  across  the 
widest  dimension.  This  includes  extraneous  encapsulated  material,  weld 
splatters,  and  excessive  build-up or  flaking of gold  preform. 
Bonds.  Metalized  bonding  pads  should  be  provided for each  terminal  where 
a  bond is  to  be  made  on  the  substrate.  Any  bond  contact  area  made on the 
metalized  intraconnection is cause  for  rejection f the  device. 
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The  entire  bond, as defined  by  the  bonding-tool  impression,  should  be 
within  the  periphery of the  bonding  pad,  and  there  should  be  at  least 2 mils 
(0.002 inch) of Interconnection  material  around  the  periphery of the  bonding- 
tool  impression. 
There  should  be  no  evidence  of  loose,  misplaced, or open  bonds,  or 
bonds  that  have  been  partially  stripped  from  the  pad.  There  should  be  no 
evidence  of  multiple  attempts  to  bond on any  single  bonding  pad or lead. 
Such  evidence  is  cause for  rejection of the  device. 
Internal  Bonding  Wires.  Internal  bonding  wires  should  be  rejected  for 
the  following: 
Wires of sufficient  length  (slack)  to  cause  shorting  to  another 
lead,  die  edge or surface, or to  the  package  sides,  bottom,  or  top. 
Nicks,  cuts,  crimps, or scoring  that  cut  into or deform  the  wire  by 
more  than 25 percent of the  original  diameter. 
When  viewed  from  above,  leads tht cross  one  another  or  cross  any 
metalization  not  electrically  connected  to  the  lead  (complex  circuits 
may  require  modification of this  condition). 
Lead  material  greater  in  length  than 2 mils (0.002 inches)  that  is 
fixed on only  one  end  (pigtails). 
Extra  wires,  i.e.,  wires  other  than  the  ones  connecting  specified 
areas  on  the  chip  to  the  external  leads.  Only  one  wire  should  be 
connected  to  a  specified  area of the  chip or  to  an  external  lead, 
except  where  the  design of the  integrated  circuit  calls  for  the  u8e 
of  additional  wlres  and  has  been  previously  approved. 
Any  internal  bonding  wire  that  is  missing  from  its  intended  location. 
Inadequate  clearance. No wire  should  be  within 3 mils (0.003 inches) 
of another  wire,  ball  bond, or the  case. 
Substrate  Defects.  Any  substrate  that  exhibits  cracking,  fracture,  pitting, 
chipping, or  other  signs of physical  damage  in  the  active  circuit,  metal- 
ization, o r  bond  areas  greater  than 1 mil (0.001 inch)  should  be  rejected. 
Diffusion  Masking.  Devices  with  diffusion  irregularities  and  masking  defects 
should  be  rejected  if  oxide is  not  visible  between  active  junctions or 
isolation  junctions. 
Metallic  Interconnection.  The  metallic  interconnections  should  be  deposited 
in  accordance  with  the  layout  design. No two  interconnections  should  be 
closer  than 0.5 mil (0.0005 inch) or 50 percent of the  distance  detailed  in 
the  layout  design,  whichever  is  smaller. 
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MetaliZatiOn  Voids.  Voids  in  the  metallization  should  not  reduce  the  width 
of any  lead,  pad,  or  fillet to less  than 50 percent of design vridth or  below 
0.4 mils (0.0004 inches)  whichever  is  smaller, 
Tool Marks  and  Scratches.  The  following  defects  are  cause for rejection: 
Scratches  or tool marks  that  reduce  the  width of any  metalization 
to  less  than 50 percent of design  width  or  expose  silicon  dioxide 
along  the  scratch. 
Any  smear of metalization  that  'extends  contiguously  more  than  one 
lead  width  from  the  design  lead  path, or that  reduces  the  spacing 
between  adjacent  leads to less  than 50 percent of the  design  lead 
spacing. 
Metalization  Defects  (Others).  Any  one of the  following  metalization 
defects  should  also  be  considered  cause for rejection: 
Excessive  peeling  or  bubbles 
Corrosion  (chemical  reaction) 
Metalization  with  less  than  two-thirds  coverage of  electrically 
active  contact  areas 
Oxide  Damage.  Oxide  voids  exposing  an  electrically  active  junction  area 
'or  exposing  a  silicon  surface  to  an  electrically  active  lead  that  is  not, 
by  design,  already  in  contact  with  the  same  surface  should  be  cause for
rejection. 
Periphery.  The  periphery of the  circuit  dice  should  be  well  defined  and 
encompass  the  entire  active  circuit. No active  area of the  circuit,  bonds, 
bonding  pads,  or  junctions  (including  under  or  side  diffusion)  should  be 
closer  than 0.1 mil (0.0001 inch) to the  dice  periphery. 
Package  and  External  Leads.  Any  one  of  the  following  physical  defects  in 
the  package  and  leads  should  be  cause for rejection: 
Physical  damage to case  or  leads 
Cracks or voids  in  the  glass-to-metal or ceramic-to-metal  seal, 
greater  than  one  lead  thickness 
Bar (chip)  tilted or loose  in  the  header 
External  terminals  (leads)  shorted to the  case 
Contamination  or  conducting  particles  on  external  leads 
Other  mechanical  faults 
The  above  examples of inspection  criteria  are  generally  used  but  are  not 
necessarily  approved or recommended by NASA. 
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4.2.5 Device  Tests 
4.2.5.1 High-Temperature  Storage  (Non-operating) 
The  elements of high-temperature-storage  tests  are as follows: 
Failure  Mechanisms 
Electrical  Parameter  Drift 
Corrosion 
Bulk  Silicon  Defects 
Metalization  Defects 
MIL STD. 750A,Method 1031.3. 
Deleterious Effect. None. 
Position of Test  in  Testing  Sequence.  Usually  performed  by  the  device 
manufacturer  after  encapsulation  and  before  electrical  tests.  Electrical 
tests  may  be  performed  during  the  bake. If performed  by  the  user,  it s
performed  before  physical  and  thermal  environmental  tests. 
Relative  Cost.  Very  inexpensive. 
Effectiveness.  The  enhancement of device  stability  makes  this  test 
desirable. It will not  diminish  reliability  and  may  improve it provided 
the  temperature  limit  is  selected  with  a  knowledge of the  possible  effects 
on  the  metalization. 
Example of Detailed  Stress  Levels.  Typically,  this  test  requires  storage 
in a  prescribed  high-temperature  ambient  (usually  150°C) for  up  to 1000 
hours. 
Discussion. This test is sometimes  referred  to  as  "stabilization  bake". 
It is intended  to  accelerate  parameter  drift  with  time  and  temperature. 
Electrical  testing  may  be  performed on a  screening  or  sampling  basis  at 
various  intervals  during  the  test.  Failures  are  detected  during  these 
periodic  electrical  tests.  When  electrical  tests  are  not  performed  during 
the  bake,  the  defective  devices  are  detected  during  regular  electrical  tests. 
Careful  consideration  should  be  given to the  upper  temperature limit. 
Temperatures  above  175°C  may  create  long-term  failure  mechanisms  such as
plague. 
4.2.5.2 Post-Cap  Visual  Inspection 
The  elements of p6st-cap-visual  inspection  are as follows: 
Failure  Mechanisms 
Lead  contamination 
Improper  sealing 
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-Cracked  package 
Poor lead  plating 
Incorrect;  marking 
MIL STD. 750A,  Method 2071. 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  After  high-temperature  storage  and 
as part of incoming  inspection. 
Relative Cost. Inexpensive 
Effectiveness.  While  this  test, as  well  as  other  operator-dependent  tests, 
I s  subject  to  operator  error,  it is a  necessary  test.  This  inspection  can 
eliminate  defects  that will usually not be  detected  by  any  other  test. 
Discussion. The device  should  be  inspected  by  a  trained  operator  using 
a  OX (or  greater)  microscope. 
4.2.5.3 Temperature  Cycling 
The elements of temperature  cycling  tests  are as follows: 
Failure  Mechanisms 
Package  and  seal  defects 
Metalization  and  lead  defects 
Thermal  mismatch  between  various  materials  used in the IC 
Cracked  substrate 
MIL STD. 202C,  Method 107. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This  test  is  performed  after  high- 
temperature  storage. To derive  the  maximum  benefit  from  the  test  it 
should  be  performed  before  a  hermetic  seal  test.  The  hermetic  seal  test 
vrill detect  package  defects  induced  by  the  stresses  associated  with  this 
test. 
Relative  Cost.  Very  inexpensive  (see  discussion). 
Effectiveness.  Good  (see  discussion) 
Example of Detailed  Stress  Levels.  The IC device  should  be  subjected  to 
ten  temperature  cycles  from  -65°C  t3"C o  +2OO0C  23°C  with  a  minimum of 
15 minutes  at  each  temperature  extreme  and  a  maximum of two minutes  at 
room  temperature  between  extremes. 
Discussion. This is an essential  test. It is inexpensive  and  effective, 
and  comes  close  to  duplicating  the  thermal  stresses of space  (a  rotating 
satellite i s  subjected  to  such  a  stress). 
Temperature  cycling  may  be  one f the few tests  that  are  effective  for 
all-aluminum  systems.  More  cycles  are  usually  required for  A1-A1  systems 
than  for Au-A1 systems,  and  this  results  in  a  slightly  higher  cost.  There 
is  some  evidence  that  the  stress  levels  (above  particular  threshold)  are 
not as  important in inducing  failures  as  the  number of cycles. 
Defects  induced  during  this  test  are  detected  during  subsequent  fallure- 
detection  tests  such as X-ray,  leak  tests,  and  electrical  tests. 
4.2.5.4 Thermal  Shock 
The  elements of thermal-shock  testing  are  as  follows: 
Failure  Mechanisms 
Package  and  seal  defects 
Bonding  and  metalization  weaknesses 
Thermal  mismatch 
Cracked  substrate 
MIL STD. 750A, Method 1056.1 
Deleterious  Effect.  See  Discussion. 
Position of Test in Testing  Sequence.  This  test  is  performed  after  other 
temperature  tests  and  before  mechanical  tests  such  as  acceleration  and 
shock.  Also  see  Section 4.2.5.3. 
Relative Cost. Inexpensive. 
Effectiveness.  Probably  not  significantly  better  than  temperature  cycling. 
Example of Detailed  Stress  Levels.  The IC is  immersed  in  a  liquid  bath 
at +l25"C for  not  less  than  five  minutes , tran ferred  immediately  to  a 
liquid  bath  at  -65"c,  and  left  immersed for  not  less  than  five m nutes. 
This is repeated for a  total of five  cycles.  The  volume of the  liquid 
in each  bath  should  be  large  enough so that  the  temperature of the  bath 
does  not  change  by  more  than  10°C  when  the  samples  are  immersed. 
The  samples  must  stay in the  bath  until  the  liquid  has  returned  to  its 
specified  temperature. 
Discussion.  Defects  induced  during  this  test  are  detected  during  one of 
the  subsequent  failure-detection  tests  such  as  X-ray,  leak,  or  electrical 
tests. 
Although  this  test  is  similar to temperature  cycling,  there  is  a 
significant  difference  that  may  affect  its  usefulness:  The  severe  strain 
generated  by  the  extreme  temperature  gradient s not  indicative of any 
actual  operating  conditions. 
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While  this  test  is  inexpensive  and  may  be  effective  for  sampling,  it 
is not  recommended for screening.  One  reason is that  it  may  severely  penal- 
ize  a  package  fabricated  with  glass or ceramic;  another  is  the  possibility 
that  it  will  weaken  the  surviving  devices.  Temperature  cycling  assesses 
essentially  the  same  failure  modes  and  mechanisms  as  thermal  shock  and  is 
preferred for screening. 
4.2.5.5 Constant  Acceleration 
The  elements of constant  acceleration  tests  are as follows: 
Failure  Mechanisms 
Loosening of bonds or die 
Lead-to-case  shorts 
Cracked  substrates 
MIL STD. 750A, Method 2006. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This  test  is  performed  after  thermal 
tests.  This  sequence is desirable  since  mismatches  in  thermal-expansion 
coefficients  will  weaken  marginal-device  structures,  causing  failures  under 
mechanical  stress. 
Relative Cost. Moderate. 
Effectiveness.  At  a  stress  level of 20 to 30 thousand G it  is  effective 
for gold  lead  vires.  At  this  stress  level,  its  effectiveness for aluminum 
leads  is  questionable  and  higher  levels  should  be  used. 
Example of Detailed  Stress  Levels.  The IC device is held  by  its  case  with 
suitable  protection for the  leads.  The  device is subjected  to  a  centri- 
fugal  acceleration of 20,000 G Is in at  least  two  orientations,  The run-up and 
run-down  times  should  not  be  less  than 20 seconds  each. 
Discussion.  Centrifuge  yields  the  highest  available  acceleration  and 
therefore  permits  the  greatest  probability of screening  out  certain  incipient 
failures.  Acceleration  in  the Y1 axis  stresses  weak  areas  since  it  tends 
to  lift  marginal  bonds off the  bonding  pads  and  separate  a  poorly  adhering 
die  from  the  header.  Acceleration  in  the Yg axis  tends  to  compress  bonding 
wires  against  their  attachment  points  and  stress  unsupported  substrates. 
Further, Y2 accelerative  forces  tend  to  produce  a  lateral  force  that will 
slide  the  bond  in  a  direction  tangential  to  the  pad. 
The  tensional  force  induced  in  a  lead  depends  on  many  parameters, 
expecially  the  density of the  material.  The  tension  in  grams  induced  in 
the  leads for 2-mil  gold  leads  at  various G levels  is  shown  in  Figure 4-3. 
Similar  information  for  1-mil  aluminum  leads  is  illustrated  in  Figure 4-4. 
In each  case  the  values  are  determined for lead  lengths of 100 mils. If 
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the G force  and  sag  are  held  constant,  the  tension for 20,000 G I s  on Au 
leads is quite  different  from  that for A1 leads.  For 20,000 G I s  and  a  sag 
of I, the  tensional  forces in grams are 12 for gold  and 0.1 f o r  aluminum. 
A 20,000-G stress is standard in the  industry.  It is not knovm why 
this  value is popular  although  it is knovm that  a  good  device  using Au leads 
can  withstand  this  level,  and  many  defective  bonds  haye  been  found  at  this 
level. 
Additional  questions  arise  about  the 20,000-G level  now  that  aluminum 
leads  are  being  used  extensively  in  IC's.  From  the  example  above,  it is 
obvious  that  aluminum is not  stressed  nearly  as  much as gold  at 20,000 G I s .  
When  conducted  in  the  proper  fixtures  and at the  proper  level,  this 
test is ineffective for checking  internal  contacts  (especially  bonds)  at  a 
moderate  cost.  The  experience of one  manufacturer  indicates  that  a  high 
G pneupacterk  shock  test  is  just  as  effective  and is more  economical. 
However,  this  shock  test  may  result  in  permanent  damage  to  either  the  case 
or  the  device. 
II II 
4 . 2 .5 .6  Shock  (Unmonitored) 
The  elements of shock  (unmonitored)  tests  are as follours: 
Failure  Mechanism 
Lead  Dress t h e  Bonds 
Package  Defects  Cracked  substra e
Die  Bonds 
MIL STD. 750A, Method 2016.2 
Deleterious  Effect.  Possible  damage  to  case or circuit. 
Position of Test  in  Testing  Sequence.  This  test  is  performed  after  the 
constant  acceleration  test or in  place of it. 
Relative  Cost.  Moderate. 
Effectiveness,  Because of the  lower  stress  levels  free-fall  shock  tests 
are  less  effective  than  constant  acceleration.  The  pneupactor  shock  test 
induces  higher  stress  levels  and  is  more  effective  than  free  fall,  and  it 
may  be  as  effective  as  constant  acceleration. 
Example of Detailed  Stress  Levels.  The  drop-shock  test  typically  provides 
a  stress  level of 1500 to 3000 G I s  f o r  0.5 millisecond, 25 blovrs in  each of 
4 directions: X1, Y1, Y2, Z1 minbnum -- total of 100 blovrs. 
* The  pneupacter is an  air-actuated  accelerator  that  fires  the  IC  under  test 
(projectile)  down  a  barrel so that it will  impact  on  a  target.  An  acceler- 
ometer  is  used  to  determine  the  impact  forces. 
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Discussion.  Drop-shock  testing is basically  a  median  test,  lying  between 
centrifuge  and  vibration. A shock  test  possesses  both  a  force-frequency 
spectrum  and  a  high  acceleration.  However,  its  acceleration  cannot  be 
achieved on a  level  comparable  to  that of a  centrifuge, nor is the  frequency 
spectrum  as  comprehensive  as  that of vibration  testing. Tllus, drop-shock 
testing is merely  a  compromise  containing  weaker  versions of the  salient 
features of both  centrifuge  and  vibration  tests. 
Shock  can  to  some  degree  replace  aspects of both  centrifuge  and 
vibration  tests.  However, for a  high-reliability  program  both  vibration 
and  centrifuge  tests  should  be  used. 
The  pneupactor  shock  test is currently  being  evaluated for  shock 
testing. G levels  as  high  as 5O,OOO are  possible  with  the  air-actuated 
pneupactor.  This  test, if feasible,  may  rival  the  constant-acceleration 
test in effectiveness. It is relatively  inexpensive. 
If package  damage  can  be  eliminated  and  the  test  conditions o not 
weaken  the  device,  there  may  be an conomic  advantage  in  using  the  pneufacter 
shock  test  as  a  screen  test  in  place of centrifuge  screen  testing. In 
any  event,  it is unlikely  that  both  shock  and  accelerator  screens  are 
both  required  since  they  induce  similar  stresses. 
Defects  induced in this  test are  detected  during  subsequent  failure- 
detection  tests  such  as  X-ray,  electrical, or leak  tests. 
5.7 Shock  (Monitored) 
The elements of shock  (monitored)  tests  are  as follows: 
Failure  Mechanism 
Lead Dress Wire  Bonds 
Package  Defects  Cracked  substra e
Die  Bonds  Intermittant  lead opens 
Conducting  Particles 
MIL STD. 750A, Method 2016.2. 
Deleterious  Effect.  See  Section 4.2.5.6. 
Position of Test  in  Testing  Sequence.  See  Section 4.2.5.6. 
Relative Cost. Expensive. 
Effectiveness.  Poor. 
Example of Detailed  Stress  Levels.  See  Section 4.2.5.6. 
Discussion. The  purpose of this  test is essentially  the  same as  that 
discussed  in  Section 4.2.5.6. However,  since it  also  includes  the  monitoring 
of an  electrical  parameter of the  test  device  to  detect  intermittent  condi- 
tions,  the  scope of the  test is extended  into  particle  detection. 
Its  capability  to  detect  conducting  particles  is  small,  and  the  added 
expense  and  difficulty of performing  it  make  it  a  poor  test. 
4.2.5 .a Vibration  Fatigue 
Failure  Mechanism 
Lead  Dress Wire Bond 
Package  Defects Cracked  Substrate 
Die Bond Hardening of materials 
MIL STD. 750A, Method 2046.1. 
Deleterious  Effect.  Destructive  (use on sample  basis only). 
Position of Test  in  Testing Sequence. This test  is  usually  performed 
after  shock  testing. 
Relative Cost. Expensive. 
Effectiveness.  This  test is ineffective f o r  mechanical  defects  typically 
found in integrated  circuits. 
Example of Detailed  Stress  Levels. The IC device  and  its  leads  are  rigidly 
fastened  to  the  vibration  platform so that  there is a one-to-one  transference 
of motion. The  device  is  then  subjected  to a simple  harmonic  motion  at 6 0 ~ ~  
with  a  constant  peak  acceleration of 30 g ' s  f o r  32 hours  in  each of three 
orientations (X1 or X2, or Y2 and Z1, o r  Z2) for a total of 96 hours. 
Discussion.  Induced  failures  are  detected  during  subsequent  testing. 
4.2.5.9 Vibration  Variable  Frequency  (Unmonitored) 
The  elements of vibration-variable-frequency  (unmonitored)  tests  are as follows: 
Failure  Mechanisms 
Package  defects 
Die bond 
Wire  bonds 
Cracked  substrate 
MIL STD. 750A, Method 2056. 
Deleterious Effect. None. 
Position of Test in Testing  Sequence.  This  test  is  conducted  after 
acceleration o r  shock  if  these  tests  are  performed;  otherwise,  after  the  last 
thermal  test. 
Relative  Cost.  Expensive. 
Effectiveness. Fair. 
Example of Detailed  Stress  Levels. 30 G I s ,  through  frequency  range of 10 
to 2000 Hz and  back  to 10 (logarithmic  sweep) for 4 minutes  minimum  each 
orientation: X1, Y1, Z1. Total of 12 times f o r  48 minutes. 
Discussion.  Sinusoidal  vibrators  are  relatively  inexpensive  but  less 
effective  (because of the  restriction  in  frequency  range)  than  the  very 
expensive  random  vibrators. The WF (unmonitored)  is  preferred  over 
vibration  fatigue  and  is  an  important  test if the  devices  are  to  be  used 
in  space  applications.  The  environmental  conditions  simulated  in  this 
test  are  similar  to  those f space  launch. 
The test is  usually  performed on more  than  a  single  axis,  as  indicated 
above.  However,  more  than  one  axis of vibration  does  not  seem to  con- 
tribute  significantly  to  test  effectiveness, if the  axis  is  chosen  properly. 
Cost  increases  significantly as  the  number of axes  is  increased.  Induced 
failures  are  detected  during  subsequent  failure-detection  screens. 
4.2.5.10 Vibration  Variable  Frequency  (Monitored) 
The  elements of vibration-variable  -frequency  (monitored)  tests  are  as follows: 
Failure  Mechanisms 
Package  defects Lead  Dress 
Die bond Int rmittent  lead  ope s 
Wire  bonds  Cracked  subst te 
Conducting  particles 
MIL STD. 750A, Method 2057.1. 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  This  test  is  conducted  after 
acceleration o r  shock if these  tests  are  performed;  otherwise,  after  the 
last  thermal  test. 
Relative  Cost.  Very  expensive. 
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Example of Detailed  Stress  Levels. 30 G I s ,  through  frequency  range of 10 
to 2000 Hz and back  to 10 (logarithmic  sweep) for 4 minutes  minimum  each 
orientation: X1, Y1, Z1. Total of 12 times f o r  48 minutes. In addition, 
continuous  electrical  measurements  are  made. 
Discussion.  Monitored  vibration  reveals  that  excessive  flexibility  results 
from overlong  leads or unsupported  substrates,  evidencing  itself as a 
modulation in the  output  signal.  This  assumes  there  was no end-point 
testing  after  acceleration.  The  variable  frequency  vibration  causes  loose 
particles or bonding wires to  move  within  the package.  Such  movement is 
evidenced  by an  electrical  pulse in the  monitored  output  signal. 
Output  voltages  should  be  monitored,  in  accordance  with  circuit 
topology  and  the  schematic  diagram,  with  the  measuring  circuit  delineated 
in the  detail  specification. A l l  inputs  and  outputs  should  be  connected 
to  power  sources  through  current-limiting  resistors. In this  way  terminal 
voltages will be free  to  change  as  a  function of i ternal  shorts or opens. 
A noise  output of 100-mV  peak-to-peak or greater  constitutes  a  failure. 
Rejection  at  this  level will usually  preclude  triggering of the  next in- 
line  device  by  random  vibration  noise-. It is  essential  that  a  true  peak- 
to-peak  reading  instrument  be  provided  since  only  one  pulse  may  be  sufficient 
to  overcome  the  noise  margin of succeeding  devices. 
The  frequency  spectrum of 10 to 2000 Hz is a good  range for  VVF because 
it  includes  rocket  noises,  which  have  most of their  energy at  the low end 
of this  frequency  spectrum,  while  the  internal  resonances of integrated 
circuits  have  most of their  energy  at  the  high  end of this  spectrum. 
There is no  agreement  within  the  industry  about  the  effectiveness of 
this  test f o r  detecting  loose  particles. A number of tests  have  been  per- 
formed vrith VVF (monitored)  where  various-size  conducting  particles  are 
purposely  placed  inside  the  package.  While  the  results  are  inconclusive, 
they  indicate  that VVF (Monitored) is not an effective  screen f o r  detecting 
such  failure  modes. 
Monitored VVP does  not  seem  to  be an effective  means of locating  par- 
ticles,  but it  is  probably  as  effective as monitored  random  vibrations, 
a much  more  expensive  approach.  Neither  one is as effective  as  visual in- 
spection o r  X-ray. 
Monitored  vibration  tests  are  part-dependent;  they  are  more  effective 
for particle  detection  on  some  devices  than  on  others.  Low-voltage  devices 
will rarely  fail  because of loose  particles.  High-voltage  devices  on  the 
other  hand will frequently  fail if conducting  loose  particles  are  inside 
the  package. 
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4.2.5.11 Randm Vibration  (Unmohitored) 
The  elements of random  vibration  (unmonitored)  tests  are as follows: 
Failure  Mechanisms 
Package  defects 
Die bond 
Wire  bonds 
Cracked  substrate 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence. This test i s  conducted  after 
acceleration  or  shock  if  these  tests  are  performed;  otherwise,  after  the 
last  thermal  test. 
Relative  Cost.  Expensive. 
Effectiveness.  Slightly  more  effective  than VVF (unmonitored). 
Example of Detailed  Stress  Levels.  Similar  to  Section 4.2.5.9 except  that 
vibration is  random. 
Discussion.  This  test is  similar  to  Section 4.2.5.9 except  that  it  simulates 
vibration  modes  that  may  occur in actual  equipment  operation.  This  test 
is much  more  expensive  than VVF ana is not  appreciably  more  effective. 
Failures  are  deteeted  during  subsequent  failure-detection  screens. 
4.2.5.12 Random  Vibration  (Monitored) 
The  elements of random  vibration  (monitored)  are as follows: 
Failure  Mechanisms 
Package  defects Conducting  particles 
Die  bond  Lead  dress 
Wire  bonds  Intermittent op ns
Cracked  substrate 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence. This test  is  conducted  after 
acceleration  or  shock  if  these  tests  are  performed;  Otherwise,  after  the 
last  thermal  test. 
Relative  Cost. Very  expensive. 
Effectiveness. Poor. 
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Discussion. The  difference  between  this  test  and  that  described in S ction 
4.2.5.11 is  the  addition of the  electrical-parameter  monitoring  capability. 
It is  very  expensive.  Again,  particle  detection is  the  primary  failure 
mode t o  be  detected. This is  accomplished  during  monitoring o r  during  a 
subsequent  screen. 
Because of its  cost  and  relative  ineffectiveness,  this  test is not 
recommended. 
4.2.5.13 X-Ray 
The  elements of x-ray tests  are as follows: 
Failure  Mechanism.  See  Discussion. 
MIL STD. 750A,  Method 2076. 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  After  thermal  and  mechanical 
tests. 
Relative Cost. Moderate. 
Effectiveness.  Generally  good  except for  materials,  such  as  aluminum, 
that  are  transparent o X-rays. See  Discussion. 
Discussion.  Typical  effects  that  can  be  uncovered  by  X-ray  screening 
are : 
Misbranded  covers  (upside-down  marking) 
Offset  covers 
Voids in the  die-to-case  adhesive 
Foreign  material  in  the  package 
Loose weld  splatter 
Excess  gold  from  gold  preforms 
Weld  particles on wires . 
Double  bonds  on  the  leads  and  substrate  pads 
Bonds  near  the  edge of bonding  pads  and  leads 
Excess  slack  in  the  bonding  wires 
Excess  wire  at  bond  terminations  (pigtails) 
Extraneous  wires in the  package  cavity or trapped  within  the 
package  seal 
Process  nonuniformities 
Conducting  loose  particles 
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This  screen  provides an opportunity to  inspect a  device  internally 
after  it  has  been  sealed. Two approaches  are  possible: 
(1) An  X-ray  vidicon  system  that  displays  the  X-ray  image 
on a TV screen. A parts  manipulator  can  be  used  with 
this  system  to  allow  viewing  the X, Y, and Z directions. 
(2) Radiographic  equipment  used in conjunction  with  developing 
facil.ities  and  ultimate  microscopic  examinations of the X-ray 
f ilms . 
The  first  is  more  expensive  than  the  second.  This  screen  should 
follow the  thermal  and  mechanical  environmental  tests  to  detect in- 
duced  failures or possible  failures  such  as  lead-dress  defects,  dis- 
lodged  conducting  loose  particles,  etc. 
This  test  is  effective  but  may  be  time-consuming  and  is  expensive, 
especially  when  conducting  loose  particles  are  the  primary  failure 
mode  to  be  detected.  The  transparence of silicon  and  aluminum  to 
X-rays  limits  the  effectiveness of this  screen. 
4.2.5.14 Hermeticity  Tests,  General 
Hermeticity  tests  are  performed to detect  leaks  in  any  portion of the  surface 
area or seal of the  package.  Typically  a  leak  rate  greater  than  lom8  Atm 
cc/sec is  considered  a  failure. In actual  practice,  devices  that do  not  meet 
this  criterion  are  sometimes  used  because  it  is  difficult  to  say  exactly  what 
leak  rate is acceptable. For  devices  in  the  "gray"  area,  potting  and  conformal 
coatings  are  used  to  Improve  their  leak  rate. In general,  leak  testing  is  in- 
expensive  and  effective if performed  correctly.  Molded  plastic  packages  are  not 
amenable  to  leak  testing  because  there  is  no  cavity. 
4.2.5.15 Helium  Leak  Test 
The  elements of helium  leak  test  are  as  follows: 
Failure  Mechanism 
Fine  package  leaks  in  the  range of to 10-l' Atm. cc/sec. 
MIL STD. 202C,  Method 112, Condition C. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This is a  failure-detection 
test; it is performed  after  all  physical  and  thermal  environmental  tests 
except  those  that  would  result in plugging of device  leaks,  such as oil- 
to-oil  thermal  shock. 
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Relative  Cost.  Moderate. 
Effectiveness. Good. 
Example of Detailed  Stress  Levels.  Devices  to  be  tested  are  placed 
in  a  sealed  chamber  at  a  high  helium  pressure (50 psi) for a  specified 
period of time  (typically 4 hours). The  devices  are  removed from the 
pressure  chamber  and  are  tested  in  a  mass  spectrometer  to  detect  helium 
that  may  have  entered  a  faulty  package  during  the  pressure  treatment. 
Discussion.  This  screen  is  effective f o r  fine  leaks  and  has  the 
distinct  advantage of introducing  no  incipient  failure  mechanisms,  which 
may  occur  in  certain  pressure-bomb or bubble  tests. 
4.2.5.16 Radiflo  Leak  Test 
The  elements of radiflo  leak  tests  are as follows: 
Failure  Mechanism 
Fine package leaks in the range at lom8 to Atm cc/sec. 
MIL STD. 202C, Method 112, Condition C. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This is a  failure-detection 
- 
test;  it  is  performed  after  all  physical  and  thermal  environmental  tests 
except  those  that  would  result in plugging of device  leaks,  such  as  oil- 
to-oil  thermal  shock. 
Relative  Cost.  Moderate. 
Effectiveness.  Good.  This  test  can  detect  finer  leaks  than  the 
helium  test. 
Example of Detailed  Stress  Levels. A radioactive  tracer  gas  is  used 
instead of helium.  Any  gas  trapped in  a  faulty  package  is  detected vrith a 
calibrated  ionization  gauge. 
Discussion.  This  test  is  usually  performed  in  place of the  helium  test 
if  performed  at  all.  The  considerations  discussed for the  helium  test 
apply,  as  does  the  procedure  under  which  it  is  performed. 
This  is  an  effective  test  when  properly  performed  and  will  not  introduce 
incipient  failure  modes.  Either  this  screen or the  helium  screen  is  man- 
datory for high-reliability  devices. 
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4.2.5.17 Nitrogen  Bomb  Test 
Failure  Mechanism 
Package  leaks in the  mid-range  between  gross and fine  leaks (10-5 'to 
Atm cc/sec). 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  After  fine-leak  tests. 
Relative Cost. Inexpensive. 
Effectiveness.  Good  but  operator-dependent. 
Example of Detailed  Stress  Levels.  See  Discussion. 
Discussion. The  devices  are  placed  in  a  sealed  nitrogen  gas  chamber  under 
a  pressure of 150 psi  for a minimum of 10 hours.  When  removed,they  are 
placed in an alcohol  bath and  observed  under a microscope.  The  Criterion 
for failure  is  the  observation f a  continuous  or  intermittent  Stream Of 
bubbles  from  the  package. 
This  is  a  relatively  inexpensive  test. It is  usually  performed  in 
connection vrith the  fine-leak  test. 
Its  effectiveness  is  llmited  by  the  necessity of having an operator 
interpret  the  results. 
4.2.5.18 Gross-Leak  Test 
The  elements  of  gross-leak  tests  are  as  follows: 
Failure Mechanism. Package leaks greater than Atm cc/sec. 
MIL STD. 202C,  Method  112,  Condition A.
Deleterious  Effect.  See  Discussion. 
Position of Test  in  Testing  Sequence.  This  screen is performed  after 
the  fine-leak  test or the  nitrogen  bomb  test  if  these  tests  are  performed. 
Relative Cost. Inexpensive. 
Effectiveness. Good if inside  volume is large  enough. This test is 
operator-dependent. 
Example of Detailed  Stress  Levels.  See  Discussion. 
Discussion. The purpose of the  gross-leak  test  is  to  detect  poor  seals 
or cracks  in  the  package. It is  performed  after all  thermal and  physical- 
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stress  screens  have  been  performed. It is a  detection  screen  rather  than 
a  stress  screen. 
There  are  a  number of ways in which  this  test  is  performed.  One  method 
is as follows: The  device is immersed in glycerine  at  125°C or mineral o i l  
at  125°C  (as  called  out in NIL STD 202C).  Defects  are  detected  by  careful 
observation of the  device  while  it  is  immersed in the  liquid. A poor  seal 
is  indicated  by  a  continuous  stream of bubbles  emanating  from  the  device. 
A somewhat  different  approach  for.gross-leak  testing  is  described 
below.  Experience  has  indicated  that  the  volume of gas in small  flat 
packages  is  insufficient,  in  many  cases,  to  be  detected  when  immersed  in 
hot  glycerine. A two-step  leak  test  was  developed  with  fluorocarbons  used 
as  the  liquid. 
The  device is first  immersed  in  Freon TF (boiling  point; of 46.6"~) at 
about  room  ambient  at 90 psi for about  an  hour. It is  then  placed  in 
another  fluorocarbon  (PC-75,  boiling  point 100°C). at  70°C  and  ambient 
pressure. If any of the  Freon TF has  penetrated  a  leaking  device,  it 
volatilizes  and  expands  sufficiently  to  eject  easily  discernible  bubbles. 
A fluorocarbon  is  used  as  the  liquid  because  it  is  not  flammable  and 
will  not  trap  water  vapor,  which  could  affect  the  metal  parts of the  package. 
There  are  hazards  involved  in  gross-leak  testing,  such  as  introducing 
moisture.  The  test  is  difficult  to  perform  since  the  indication of a  leak 
may  last for only  a  short  time  and  is  subject  to  interpretation  by  the 
person  performing  the  test.  The  ambiguity  arises in differentiating  between 
bubbles  trapped  on  the  outside of the  package  and  those  which  originate 
inside. It is a  messy  test,  and  it  may  damage  device  markings.  The  larger 
the  enclosed  cavity of the  device,  the  more  effective  the  test.  Gross- 
leak  testing,  when  performed  in  a  way  that  precludes  introduction of moisture 
into  the  package  that  may  not  be  detected, is an  effective  screen. 
4.2.5.19 Electrical  Tests  (General) 
The  electrical  tests  performed  (both  ac  and  dc)  are  included  in  the  detailed 
specification for a  particular  device.  These  are  failure-detection  tests  and 
are  performed  after  all  physical  and  thermal  environmental  tests  have  been  con- 
ducted.  Automatic  test  equipment  is  generally  used.  Testing  is  designed  to 
detect  out-of-tolerance  parameters  and  various  defects  induced  during  previous 
stress  tests or inherent  in  the  manufacturing  process.  Tests  may  be  performed 
after  each  stress  test,  but  this  is  expensive  and  is  usually  not  done.  Such  an 
approach  could  be  economical  as  part of a  sample  test  procedure.  Some of the 
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tests  that  may  be  performed  include  the  following: 
D-C Parameter  Tests 
Input  Characteristics 
Output  Voltage  Levels 
Noise  Immunity  Tests 
Worst-case  d-c 
Pulsed  Noise 
A-C  Parameter  Tests 
Switching  Characteristics 
Propagation  Delay  Time 
Power  Dissipation  Tests 
Threshold  Tests 
Input  Capacitance 
These  are  only  illustrative of the  types of tests  that  can  be  performed. 
Others  are  equally  applicable.  Regardless of which  tests  are  performed,  they 
should  be  conducted  under  stress  conditions  that  assure  proper  operation  over 
the  full  temperature  range  (typically  -55°C to C125"C)  and  load  and  power-supply 
variations  as  specified  in  the  detailed  specification. 
Performing  electrical  tests  over  the full temperature  range of -55°C to 
125°C is difficult  and  expensive.  Parasitics  introduced  by  the  test  fixture 
and  the  close  temperature  control  required  introduce  additional  complications, 
especially  when  high-frequency  devices  are  being  tested. 
Electrical  tests  are  absolutely  necessary?  and  the  degree of t sting will 
depend  on  the  reliability  level  required  relative  to  the  expense  involved. 
Electrical  tests  are  effective?  and  the  cost  will  depend on the degree of testing 
and  the  stress  levels  involved. 
4.2.5.20 High-Voltage  Test 
Failure  Mechanism.  Oxide  defects. 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  This  test I s  performed  after 
physical  environmental and leak  tests. 
Relative Cost. Inexpensive. 
Effectiveness.  This  test is  not  widely  used,  because  its  effectiveness 
has  not  been  determined  since  it is still  in  the  development  stage.  It 
i s  Bot appropriate for d i e l e c t r i c a l l y  i s o l a t e d  I C ’ s  s ince i t  is intended 
to  detect  shorts  through the oxide to  the substrate .  
Example of Detailed Stress Levels. A high-voltage pulse of about 50 v o l t s  
i s  applied between subs t ra te  and intraconnections through a current-l imiting 
resis tor .  Current  is monitored with an  appropriate  meter. 
Discussion. This i s  one t e s t  t h a t  i s  not  a carry-over from transistor 
testing. Various oxide defects such as pinholes and cracks lying under 
the metal izat ion are  detected by t h i s  t e s t .  
4.2.5.21  Isolation  Resistance 
The elements of i so l a t ion - re s i s t ance  t e s t s  a r e  a s  follows: 
Failure  Mechanisms 
Shorts 
Internal urlre-to-metal-lid or -case shorts 
Lead s h o r t s  t o  d i e  
Contaminatlon between pins 
Deleterious Effect.  None if voltages are  held to  safe  levels .  
Posit ion of Test i n  Tes t ing  Sequence. T h i s  t e s t  i s  performed af te r  phys ica l  
and thermal  environmental  tes ts  but  before  e lectr ical  parameter  tes ts .  
Relative Cost,. Inexpensive. 
Effectiveness.   Effective.  
Example of Detailed Stress Levels. A voltage of about 15 vo l t s  dc  is  applied 
between case and a l l  leads. Resistance measurement should be 15 megohms 
minimum. 
4.2.5.22  Operating L i f e  Tests  (General) 
An operating l i f e  test  ( a l so  r e fe r r ed  to  as burn-in tes t ing)  ‘is simply 
operating the device under extreme operating conditions. The s t resses  usua l ly  
include temperature and pourer. The purpose of such tests is to  e l imina te  those  
devices  that  would f a i l  e a r l y  i n  equipment ope ra t ing  l i f e .  T h i s  type of t e s t  
is based on the assumption that the devices have a decreasing failure rate (DFR) 
with increasing time. This is generally t rue  f o r  semiconductors, a t  least 
dur ing  the  in i t ia l  per iod  of the i r  l i f e .  
This type of test  is  highly effect ive for a rapidly decreasing fai lure  
r a t e  and l e s s  e f f ec t ive  fo r  dev ices  tha t  have slowly decreasing failure rates.  
The choice of s t r e s s  l eve l s ,  which a f fec t  the  fa i lure  ra te ,depend on the type 
of c i r c u i t ,  how i t  is  processed, i t s  design, the materials used, and the types 
of t e s t s  t h a t  preceded the operat ing l i fe  tes ts .  
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Various  types of operating  life  tests  are  discussed  below.  The  duration of 
such  tests  depends  on  the  device  type,  who is doing  the  testing,  funding,  and 
considerations  such  as  those  mentioned in the  previous  paragraph.  Typical  test 
durations  are 168, 250, and 1000 hours.  These  choices  are  usually  arbitrary. 
While  the  initial  choice  may  be  arbitrary,  once an organization  has  selected  a 
test  duration,it is reluctant  to  change,  especially  to  a  shorter  time. 
Of the  operating  life  tests  used for integrated  circuits,  a-c  operating 
life  with or without  temperature is the  most  effective  and  most  widely  used  for 
high-reliability  applications.  (High-temperature  reverse-bias  testing  is  not  as 
valuable  as  it  once  was,  because  channeling  and  inversion  defects  are  not  as 
common  as  they  once  were. ) 
4.2.5.23 Intermittent  Operating  Life 
The  elements of intermittent-operating-life  tests  are  as  follows: 
Failure  Mechanism.  Parameter  drift or failure  with  time  due  to  inversion, 
channeling,  surface  contamination,  oxide  pinhole  shorts, or design. 
MIL STD. 750A, Method 1036.2. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This  test  is  conducted  after  thermal 
and  physical  environmental  tests. 
Relative Cost. Expensive. 
Effectiveness.  Probably  no  better  than  a-c  operating  life 
Example of Detailed  Stress  Levels.  The  operating  portion of this  test  is 
usually  ac. The  device  is  subjected,  intermittently,  to  operating 
and  nonoperating  conditions  as  specified in the  detailed  specification. 
Discussion.  This  test  is  intended  to  detect  parameter  drift  or  failure  with 
time  and  temperature.  Temperature  acts  as  an  accelerating  force  for 
chemical  reactions.  Drift or failure  may  be  caused  by  metalization  defects, 
inversion or channeling,  diffusion  defects,  pinholes,  surface  contamination, 
marginal  parameter  design,  and  poor  wire  bonding. 
A-c  voltages  are  typically  applied  and  interrupted  with  electronic 
clocking or manual  controls.  Presumably  more  temperature  cycling  is  produced 
by  this  method  than  by  the  regular  a-c  life  screen.  It  is  probably  no 
better  than  that  screen  except for the  possible  exception of devices  with 
a  high-power  density. 
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4.2.5.24 A-C Operating  Life 
The  elements of a-c  operating  life  tests  are  as follows: 
Failure  Mechanism.  Parameter  drift or failure  with  time  due  to  inversion, 
channeling,  surface  contamination,  oxide  pinhole  shorts, or design. 
MIL STD. 750A, Method 1026.2 
Deleterious  Effect.  None. 
Position of Test in Testing  Sequence.  This  test  is  performed  after  the 
physical  and  thermal  environmental  tests. 
Relative Cost. Expensive. 
Effectiveness.  Operating  life  (ac)  tests  are  very  effective.  There is 
disagreement  regarding  whether  this  test  should  be  performed  at  the  device 
or system  (subsystem)  level.  There  is  probably  no  single  answer  since  the 
quality of the  device  will  determine  at  which  level  it is most economical 
to.  perform  this  test. 
Example of Detailed  Stress  Levels.  Operation  at 25aC for from about 100 
to 1000 hours  with  an  a-c  signal  applied. 
Discussion.  A-c  operating  life  tests  are  expensive  but will remove  early 
failures  and  are  therefore  efficient  from  a  reliability  standpoint. 
Failures  are  detected  by  appropriate  electrical-parameter  measurement 
usually  made  before  and  after  the  operating  life  test.  However,  performance 
is  sometimes  monitored  continuously,  and  data  on  time-to-failure  are  obtained 
f o r  reliabllity  analysis. 
The  stress  levels  and  tests  to  be  performed  are  detailed  in  appropriate 
device  specifications.  Typically  a  clock or ringing  circuit is 
used  to  simulate  use  operating  conditions. 
4.2.5.25 D-C Operating  Life 
The  elements of d-c  operating  life  tests  are as folkms:  
Failure  Mechanism.  Essentially  the  same  as  described  in  Section 4.2.5.23. 
MIL STD. 750A, Method 1026.2. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This  test i  conducted  after  thermal 
and  physical  environmental  tests. 
I 
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Relative  Cost.  Expensive. 
Effectiveness. No  mechanisms  are  activated  that  could  not  be  better 
activated  by  a-c  life  tests. 
Example of Detailed  Stress  Levels.  This  test  can  be  performed  at  ambient 
or elevated  temperature  (125OC). Its  duration  may  be  from 100 to 1000 or 
more  hours. Only rated  d-c  bias  voltage iL applied  to  the  device 
under  test. 
Discussion. The a-c  operating  life  test  is  considered to be  more  effective. 
4.2.5.26 High-Temperature  A-C  Operating  Life 
The  elements of high-temperature  a-c  operating  life  tests  are  as follows: 
Failure  Mechanism.  Essentially  the  same  as  described  in  Section 
4.2.5.23. 
MIL STD. 750A,  Method 1026.2. 
Deleterious  Effect.  None. 
Position of Test  in  Testing  Sequence.  This  test  is  performed  after  the 
physical  and  thermal  environmental  tests. 
Relative  Cost.  Very  Expensive  (probably  the  most  expensive  device  test), 
Effectiveness. Excellent. 
Example of Detailed  Stress  Levels.  An  a-c  signal  is  applied  to  the  device 
usually for a  period of 100 to 1000 hours  at  125OC. 
Discussion.  The  addition of temperature  stress  accelerates  the  various 
failure  modes  that  are  to  be  detected.  Except for the  temperature  char- 
acteristic,  this  screen  is  the  same  as  a-c  operating  life  discussed  in 
Section 2.4.5.24. 
This  is a  widely  used  test  and is the  most  efficient  operational  test 
from  a  reliability  standpoint. It is  more  expensive  than  the  a-c  operating 
life  test  but  also  more  effective.  Failures  or  drift  are  detected  by 
appropriate  electrical  measurements.  A  clock  driver or other  ring  circuit 
supplies  the  a-c  input for the  devices  under  test  at  the  appropriate 
(usually  125OC)  elevated  temperature. 
4.2.5.27 High-Temperature  Reverse  Bias 
The  elements of high-temperature  reverse-bias  tests  are as follows: 
Failure  Mechanism.  Essentially  the  same as described in  Section 4.2.5.23. 
Failure  Mechanism.  Channeling  and  inversion. 
Deleterious  Effect.  None 
4-30 
Position of Test in Testing  Sequence.  After  thermal  and  environmental  tests 
but  before  hermeticity  and  final  electrical  tests. 
Relative Cost. Expensive. 
Effectiveness.  The  value of this  test  is  limited  because of the  improvement 
in processing  that  has  reduced  the  incidence of inversion  and  channeling. 
Example of Detailed  Stress  Levels. An electrical  reverse  bias is applied  to 
to  the  device  under  test in a  high-temperature (125OC) ambient,  with  the 
facility  to  remove  the  temperature  but  retain  the  bias. 
Discussion.  The  high-temperature  a-c  operating  life  test will induce 
channeling  and  inversion  and is preferred  because  it  induces  higher  tem- 
perature  gradients. 
4.2.5.28 Moisture-Resistance  Test 
The  elements of moisture-resistance  tests  are as follor.ls: 
Failure  Mechanism.  Junction  leakage  caused  by  moisture  entering  through 
defective  package. 
MIL STD. 750A, Method 1021.1. 
Deleterious  Effect.  May  be  destructive. 
Position of Test in Testing  Sequence. This test  is  sometimes  used in 
conjunction  with  high-temperature  reverse-bias  tests. 
Relative Cost. Inexpensive. 
Effectiveness.  Unknown  but  probably  no  more  effective  than  reverse  bias 
alone. 
Example of Detailed  Stress  Levels.  The IC device  should  be  subjected  to 
one  bend of the  lead  fatigue  test  before  being  placed in the  chamber.  The 
sample  unit is  then  subjected to a  specified  number of continuous  cycles 
of temperature,  humidity,  and  time. 
Discussion.  When  used in conjunction  with  reverse-bias  tests,  it  is 
intended  to  accelerate  device  failures  caused  by  leakage or electrolysis 
caused  by  moisture  forced  into  the  package. 
4.2.5.29 Physical  Dimensions 
The  elements of physical  dimensions  tests  are  as followS: 
Failure  Mechanism.  Incorrect  physical  dimensions. 
MIL STD. 750A,  Method 2066. 
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Deleterious Effect. None. 
Position of Test in Testing'  Sequence.  Usually  performed as part of lot- 
acceptance  sampling  tests. 
Relative Cost. Inexpensive. 
Effectiveness.  Effective in determining if physical  dimensions  are  in 
accordance  with a particular  specification. 
4.2.5.30 Solderability 
The  elements of solderability  tests  are as follows: 
Failure  Mechanism.  Poor  solderability of leads. 
MIL STD. 750A,  Method 2026.1. 
Deleterious  Effect.  Destructive. 
Position of Test in Testing  Sequence.  This  test  is  conducted  after  the 
physical-dimensions  test. 
Relative Cost. Inexpensive. 
Effectiveness. Good. 
Example of Detailed  Stress  Levels.  The  leads of the IC device  should  be 
immersed  into  a flux (25% by  weight of ww resin  and 75% by  weight of 99% 
isopropyl  alcohol) for a minimum of five  seconds  to a point  approximately 
1/16 +l/32 inch  from  the  body of the  device. The  fluxed  leads  should  be 
immersed for 10:; seconds  to  the  same  depth in molten  solder (60% Sn and 
40% Pb)  maintained  at  230°C * 5°C. There  should  be  no  mechanical  damage, 
and  the  cooled  coating of solder  on  the  leads  should  be  uniform  over a
minimum of 95% of the  area.  The  remaining 5% may  contain  only  pinholes 
or  surface  roughness  visible  under 1OX magnification. 
4.2.5.31 Soldering  Heat 
The  elements of soldering-heat  tests  are as follows: 
Failure  Mechanism&  Device  resistance to  high  temperature  encountered 
during  soldering. 
MIL STD. 750A,  Method 2031.1. 
Deleterious  Effect.  Destructive. 
Position of Test in Testing  Sequence.  This  test  is  performed  on a sample 
basis. It is usually  the  first  thermal  environmental  test  performed. 
Relative Cost. Inexpensive. 
Effectiveness. Good. 
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Example of Detai led Stress  Levels .  The device leads are immersed i n  molten 
metal a t  about 260Oc f o r  approximately 10 seconds. 
4.2.5.32 Lead Fatigue 
The elements of l ead  f a t igue  t e s t s  a r e  a s  follows: 
Failure  Mechanism, Poor lead-to-package  seals. 
MIL STD. 750A, Method 2036.3, Condition E. 
Deleterious  Effect.   Destructive.  
Posit ion of Test in  Tes t ing  Sequence. This t e s t  is  performed af ter  soldering 
heat .  
Relative  Cost.  Inexpensive. 
Effectiveness.  Good. 
Example of Detailed Stress Levels.  Each lead on each device up t o  a 
maximum of ten (corner  leads on 14-pin flat packages not included) i s  
subjected to  three 90" a r c s  with weights attached. Use 8 ounce weights 
for TO-5 packages and 2 ounce weights  for  f la t  packages .  
4.2.5.33  Terminal  Strength 
The elements of te rmina l  s t rength  tes t s  a re  as  follows: 
Failure  Mechanism. Defective  device  leads',  welds, and sea ls .  
MIL STD. 750A, Method 2036-3, Condition A. 
Deleterious Effect. Destructive. 
Posit ion of Test  in  Tes t ing  Sequence.  Conducted after lead fatigue.  
Relative  Cost.  Inexpensive. 
Effectiveness.  Good. 
Example of Detailed Stress Levels.  One a x i a l  p u l l  of 1 pound f o r  30 seconds 
on all leads on each device up to a maximum of 10 (corner leads on 14-pin 
f l a t  packages not included). 
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Posi t ion of T e s t  i n  T e s t i n g  Sequence. This test  is usual ly  one of the las t  
tests t o  be performed. 
Relat ive Cost.  Inexpensive. 
Effectiveness.  Good. 
Example of Detailed Stress Levels. A salt  atmosphere fog having a temperature 
of 35°C is passed through a chamber containing the I C  devices  for  a period 
of 24:; hours. 
4.3 SCREENIN6 TESTS 
4.3.1  Introduction 
The purpose of r e l i ab i l i t y  s c reen ing  of i n t eg ra t ed  c i r cu i t s  is t o  s e l e c t  
and remove from a group of  devices  those having infer ior  re l iabi l i ty .  T h i s  i s  
accomplished by subjecting every device to various electrical ,  thermal,  and 
environmental stresses for the purpose of f a i l i n g  "weak" devices. These weak 
devices  are  cul led from t h e  l o t  by subjecting each device to a fa i lure-de tec t ion  
screen  such  as  hermet ic i ty  tes t s ,  e lec t r ica l  t es t s ,  x - ray  inspec t ion ,  and v isua l  
inspection. 
The reason for  screening i s  that if the Lests and s t r e s s  l eve l s  a r e  Cor rec t ly  
selected, infer ior  devices  will f a i l  but superior devices will pass, wi th  no degrada- 
t i on  r e su l t i ng  f rom the  tes t s  and s t resses  appl ied  to  the  devices .  
The sc reen  t e s t s  performed a re  typ ica l ly  some combination of the 
nondestruct ive tes ts  discussed in  Sect ion 4.2. Ideal ly ,  the screen selected 
f o r  a par t icu lar  appl ica t ion  would cu l l  ou t  a l l  po ten t i a l ly  un re l i ab le  dev ices  
and leave only the highly r e l i ab le  dev ices  fo r  equipment use .  In  prac t ice ,  
however, t h i s  i s  not the case. While  models  have  been  developed f o r  approaching 
the idea1, they are  only an a i d  f o r  coping wi th  t h i s  problem; an ideal screen has 
not yet been developed. 
4.3.2  Developing a Screen 
The c r i t i c a l i t y  of the application has an important bearing on the  ac tua l  
number of t e s t s ,  t h e  s t r e s s  l e v e l s ,  and the  rep l ica t ion  of t e s t ing  ( i . e . ,  how of ten  
a p a r t i c u l a r  t e s t  is repeated during the screening procedure) that will be included 
i n  the. screening procedure. The screen chosen is a l so  dependent upon the time 
and funding available. 
Various steps can be taken t o  develop an effective screening program. The 
f i r s t  of these i s  a thorough knowledge of the screens performed by the manufacturer, 
inc luding  the i r  e f fec t iveness  and the competence of the manufacturer i n  performing 
these screens.  User  confidence in  these  screens  will require evaluation of the 
manufacturer and h i s  procedures. T h i s  confidence is usually acquired through 
vendor qualification. 
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If the vendor performs the screens i n  an acceptable manner, i t  behooves the 
user  to  develop h i s  s c reens  to  complement those performed by the manufacturer. 
However, i f  the vendor screens are not performed in a s a t i s f a c t o r y  m a n n q t h e  u s e r  
will be required to develop a comprehensive screen. 
A screening program i s  intended to  provide  rap id  ident i f ica t ion  of inc ip i en t  
f a i lu re s .  When fa i lure  pa t te rns  a re  recognized ,  i t  i s  advisable to provide t h i s  
Information i n   t h e  form of feedback so that  correctdve act ion required in  design,  
processing, or t e s t i n g  can be i n i t i a t e d  t o  c o r r e c t  t h e  problem. 
The second s t e p  i n  a screening program i s  t o  i d e n t i f y  and define I C  f a i l u r e s  
i n  terms of f a i l u r e  modes and t h e i r  r e l a t e d  f a i l u r e  mechanisms and determine 
quant i ta t ive ly  the i r  re la t ive  occurrence .  Fa i lure  modes and mechanisms that are 
typ ica l ly  found i n   i n t e g r a t e d   c i r c u i t s   a r e   p r e s e n t e d   i n   T a b l e  6-1. 
When p a r t i c u l a r  f a i l u r e  modes or mechanisms a r e  known or suspected t o  be 
present,  a particular screen should be evolved to detect these unreliable elements. 
A detailed understanding of the  device  charac te r i s t ics ,  mater ia l s ,  package, 
and fabrication technique is essent ia l  to  developing a meaningful screen a t  a 
reasonable cost. Devices that perform the same funct ion may be fabricated with 
d i f fe ren t   mater ia l s   ( i . e . ,  aluminum leads  instead of gold) .  The effect iveness  
of a screen i s  material-dependent. The s t r e s s  l e v e l  that  is e f fec t ive  for gold 
may be i n e f f e c t i v e  f o r  aluminum because of t he  d i f f e rence  in  mass. The  X-ray 
screen i s  ef fec t ive  for gold,but aluminum and s i l i c o n  a r e  t r a n s p a r e n t  t o  X-rays. 
Some screens  a re  e f fec t ive  for p-n-isolated IC's bu t  i ne f f ec t ive  fo r  d i e l ec t r i ca l ly  
isolated devices.  Only a thorough knowledge of the device t o  be screened and the  
effect iveness  and l imi t a t ions  of the va r ious  t e s t s  can produce a usefu l  and r e l i a b l e  
screening procedure. 
4.3.3 Screening  Costs 
Screening costs depend upon the number of t e s t s  conducted, the s t r e s s  l e v e l s  
involved,and the particular tests performed. The cost  may vary somewhat from 
manufacturer t o  manufacturer for the  same t e s t  a t  t h e  same s t r e s s  l e v e l .  I n  
general ,  the more expensive the equipment required t o  induce the s t ress ,  the  
more costly the screen. Random vibra t ion  and high temperature burn-in are very 
costly because of t he  complex equipment required.  
The actual  screening cost  per  integrated circui t  will depend upon the 
number of devices being screened and the extent  of the screen program.  Screening 
may be performed during any or a l l  of the following equipment buildup stages: 
- Vendor screening 
User  device  screening 
User module screening 
Subsystem screening 
System screening 
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Since  screening  can  be  done  at  various  stages in equipment  buildup,  the 
question  arises  about  where  it is most  economical  to  perform  a  particular  screen. 
The one  most  often  discussed is burn-in. The purpose of burn-in is to  cull out 
those  devices  that  fall  into  the  infant  mortality  portion of  the  device's  failure/ 
time  characteristic.  While  there is agreement  that  such  screens  are  required  for 
high-reliability  devices,  there is disagreement  about  the  duration  of  such  tests 
and in what  state of equipment  buildup  they  should  be  performed. 
Many systems  manufacturers  believe burn-in should  be  performed  at  the  device 
level,  while  others  believe  the  most  effective  and  economical  time is a   the 
subsystem  or  system  level.  Ryerson*  indicates  that  emphasis on physical-inspection 
screening  during  part  manufacture  results in failure  to  detect  those  potential  early 
failures  that  result  from  damage  during  final  stages  of  part  assembly  or  from  mis- 
matched  tolerances  and  undetected  material  defects  that  can  constitute  incipient 
failures. Such an approach  may  result in a  higher  total  cost  for  the  same  reli- 
ability  because of the  need  for  repair  or  higher  cost  to  perform  similar  screens 
at a higher  equipment  level. 
A device  screen  incorporating  temperature  cycling,  acceleration,  burn-in, 
hermeticity,  and  electrical  testing  currently  costs  between $3 and $15 per  device**. 
Perryt  reports  that  a-c  burn-in  at  high  temperature  for 250 hours  will  double 
the  basic  price of a  semiconductor  devic.e; if the  data  are  recorded  for  delta 
calculations on three  parameters,  the  basic  cost  will  triple -- as compared  with 
only  a 15- to  20-percent  increase in unit  price  for  temperature  cycling  with  a 
three-parameter  electrical  screen. 
Monitored  shock  testing is about  five  times as costly as unmonitored  shock; 
and  X-ray is about  six  times as expensive as visual  inspection. 
Electrical  testing,  using an automatic  tester,  costs  about $0.03 per  parameter 
at  25OC  and $0.10 per  parameter  at l 2 5 O C .  
For the  user  with  limited  funds  and  perhaps  time,  it is necessary  to  select 
carefully  the  screens  to  be  performed.  There  are  trade-offs  between  costs  and 
effectiveness  for an expected  reliability  level. The  tabulation in the  next  section 
is intended  to  provide  a  starting  point f o r  the  user in evaluating  and  developing 
a  screen  that  requires  such  trade-offs. 
* C.  M. Ryerson,  "Relative  Costs of Different  Reliability  Screening  Techniques", 
Proc.  Symposium On Reliability (1967), Washington,  D.C. 
** T. J. Nowak,  "Reliability of  Integrated  Circuits  by  Testing",  Proc.  Symposium 
on Reliability, (1967), Washington, D. C. 
*James N. Perry,  "Reliability  Screening  Techniques",  Proc.  Symposium on Reliability, 
(1967), Washington,  D.C. 
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4.3.4 Comparison of Screening  Tests 
The data contained in Table 4-1 have been abstracted from Section 4.2. 
Only those tests t h a t  can be used for  screening are  included -- destruct ive tests 
are excluded. The tabulat ion presents  common quality defects found in high-usage 
integrated-circuit  devices and the  screening  tes t s  most l i k e l y  t o  detect  these 
defects .  In  most cases  defec ts  a re  grouped  under a generic heading. For example, 
metalization defects include thin metalizations,  Scratches,  Voids, tool marks, 
e t c .  
Also presented i s  an estimate of t he  r e l a t ive  cos t  and the effect iveness  of 
the  par t icu lar  sc reen  to detec t  the  par t icu lar  defec t .  When modifications of the 
same tests are included, only those defects to be detected by the modif icat ion are  
presented. However, the  modi f ied  tes t  in  most cases will also  inc lude  or  de tec t  
f a i l u r e  modes l i s t e d  f o r  t h e  b a s i c  unmodified screen. For example, monitored 
vibrat ion is intended to detect conducting loose particles;  t h i s  f a i l u r e  mode i s  
so indicated.  However, it will also induce the same s t r e s ses  a s  v ib ra t ion  (unmoni- 
tored.) and thus i s  e f f e c t i v e  i n  t e s t i n g  f o r  t h o s e  f a i l u r e  modes. 
4.4 TESTING  IC ELECTRICAL  CHARACTERISTICS 
For evaluating the e l e c t r i c a l  c h a r a c t e r i s t i c s  of the  I C ,  the "specified 
point"  and "black box" tes t  methods can be employed. 
4.4.1 Specified-Point  Testinq 
Specified-point testing involves checking the e l e c t r i c a l  c h a r a c t e r i s t i c s  of 
the  I C  between i t s  external  leads, o r  between each lead and the substrate .  The 
responses can be analyzed to determine the IC's a b i l i t y  to perform i ts  various 
e l ec t r i ca l  func t ions .  This  technique i s  always  used i n  I C  f a i lu re  ana lys i s .  
The test  f ix tu re  cons i s t s  of a switching arrangement (Figure 4-5) that places  
various combinations of the col lector ,  base, and emitter terminals of a curve 
t r a c e r  between the  ex terna l  leads of the  I C  under test .  
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TABLE 4-1 
COMPARISON OF IC SCREENS 
Screen Defects Effect iveness  Cost Comments 
In t e rna l  v i sua l  i n spec t io r  Lead d r e s s  
f.!etalization 
Oxide 
P a r t i c l e  
Me  bond 
Wire bond 
Contamination 
Corrosion 
Subs t ra te  
Excel lent  Inexpensive 
t o  
moderate 
This i s  a mandatory screen f o r  
h igh- re l iab i l i ty   devices .   Cos t  will 
depend upon the depth of t he  v i sua l  
inspection. 
Inf ra red  Design (thermal) Very good Expensive For use in design evaluation only.  
X-ray Me  bond 
Lead dress (Gold) 
P a r t i c l e  
bbnufacturing (Gross 
Errors) 
Seal 
Package 
Contamination 
Excel lent  
Good 
Good 
Good 
Good 
Good 
Good 
Koderate The advantage. of t h i s  s c reen  
i s  that  the die- to-header  bond 
can  be examined  and some inspec- 
t i o n  can be performed a f t e r  encap- 
su la t ion .  However, some mater ia l s  
a r e  t r a n s p a r e n t  t o  X-rays (i.e., 
A 1  and S i )  and t h e  cost may be as higt 
a s  6 t imes  tha t  of visual  inspec-  
tion, depending upon the complexity 
o f  t he  t e s t  system. 
High-temperature 
s torage  
Good This i s  a highly desirable  screen.  E l e c t r i c a l  ( S t a b i l i t y ]  
I.letalization 
Bulk s i l i c o n  
Corrosion 
Package 
Seal 
Die bond 
Wire bond 
Cracked s u b s t r a t e  
Thermal mismatch 
Package 
Seal 
Dle bond 
Wire bond 
Cracked s u b s t r a t e  
Thermal mismatch 
Lead d r e s s  
Die bond 
Wire bond 
Cracked s u b s t r a t e  
Very 
inexpensive 
VeTery 
inexpensive 
Inexpensive 
I.!oderate 
Temperature cycling This screen may be m e  of the most 
e f f e c t i v e  f o r  aluminum lead systems. 
Good 
This screen is similar  to  temperature  
cycl ing but  induces higher  s t ress  
l e v e l s .  A s  a screen i t  is  probably 
no better than temperature cycling. 
Thermal  shock Good 
k t  20,000-0 stress levels ,  the 
e f fec t iveness  of t h i s  s c reen  Por 
aluminum leads  i s  questionable.  
Constant acceleration Good 
Shock (unmonitored) Lead d r e s s  Poor I4oderate rhe drop-Sli3ck t e s t  is considered 
in fe r io r  t o  cons t an t  acce le ra t ion .  
However, the  pneupactor  sh3ck t e s t  
nay be more e f f e c t i v e .  Shock t e s t s  
nay be des t ruc t ive .  
Shock (monitored) P a r t i c l e s  
In t e rmi t t en t  sho r t  
In te rmi t ten t  open 
Poor 
P a i r  
P a i r  
Expensive Visual or X-ray inspection i s  
p re fe r r ed  fo r  pa r t i c l e  de t ec t ion .  
Vibra t ion  fa t igue  Lead d r e s s  
Package 
Dle bond 
Wire  bond 
Cracked s u b s t r a t e  
Poor Expensive This t e s t  may be des t ruc t ive .  
Except f o r  work hardening i t  is 
without merit. 
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TABLE 4-1 [continued] 
~ 
Effec t iveness  
F a i r  
Comments Cost 
%pensive 
Defects  
Package 
M e  bond 
Wire bond 
Subs t ra te  
P a r t i c l e s  
Lead d r e s s  
I n t e n n i t t e n t  Open 
Package 
m e  bond 
Wire bond 
Subs t ra te  
P a r t i c l e s  
Lead d r e s s  
I n t e n n i t t e n t  Open 
- 
Package 
Sea ls  
Package 
Sea ls  
Package 
Sea ls  
Package 
Sea ls  
Oxide 
Lead d r e s s  
1.letalization 
Contamination 
1.letalization 
Bulk s i l i c o n  
Oxide 
Inversion/channeling 
Design 
Parameter d r i f t  
Contamination 
1.letalization 
Bulk s i l i c o n  
Oxide 
Inversion/channeling 
Design 
Parameter 
Contamination 
E s s e n t i a l l y  t h e  
same a s   i n t e n n i t t e n t  
l i f e .  r;. Same Ss a-c operating 
1 Inversion/channeling 
Screen 
l i b ra t ion  va r i ab le  
'requency ( m o n i t o r e d )  
l i b r a t i o n  v a r i a b l e  
rrequency  (monitored) 
F a i r  
Good 
Good 
The e f f ec t iveness  o f  t h i s  s c reen  
f o r  d e t e c t i n g  p a r t i c l e s  i s  par t -  
dependent.  See  Section 4.2.5.10. 
ilery 
expensive 
b p e n s i v e  landom vibra t ion  
( m o n i t o r e d )  
Good This i s  a  be t te r  sc reen  than  VVF 
(unmonitored) especially for 
space-launch equipment, but it i s  
more expensive. 
Random vibra t ion  
(mdnitored) 
F a i r  
Good 
Good 
This  i s  one of the  aost  expensive 
screens j  when combined with only 
f a i r  e f f e c t i v e n e s s   f o r   p a r t i c l e  
de tec t ion ,  it i s  not recommended 
e x c e p t   i n   v e r y   s p e c i a l   s i t u a t i o n s .  
This  screen i s  e f f e c t i v e  f o r  
de tec t ing  leeks  In  the  range  of 
t o  10-l' Atm cc/sec. 
i'ery 
expensive 
'.loderate Helium l e s k  t e s t  Good 
I-loderate This  screen is e f f e c t i v e  f o r  l e a k s  
i n   t h e  r a n g e  of t o  
A t m  cc/sec. 
~~ ~ 
Radlf lo  leak Test  Good 
~ 
llitrogen bomb t e s t  Good Inexpensive T h i s  t e s t  is e f f e c t i v e  f o r  
de tec t ing  leaks  be tmen the  gross-  
and fine-leak-detection ranges.  
~ ~~ 
Grass- leak  tes t  Good Effec t iveness  is volume-dependent. 
Detec ts  leaks  grea te r  than  10 
A t m  cc/sec. 
Inexpensive 
Inexpensive High-voltage t e s t  Good Effectiveness is f a b r i c a t i o n  
dependent.  See  section 4.2.5.20. 
~ 
I s o l a t i o n  r e s i s t a n c e  F a i r  Inexpensive 
I n t e n n i t t e n t  
o p e r a t i n g  l i f e  
Good Probably no better than a-c operating 
l i f e .  
Expensive 
Expensive A-c O p e r a t i n g  l i f e  Very Good 
~ 
Expensive 
Very 
expensive 
D-c o p e r a t i n g  l i f e  Good No mechanisms a re  ac t iva t ed  
tha t  cou ld  no t  be  be t t e r  ac t iva t ed  
by a - c   l i f e   t e s t s .  
Temperature a c t s  t o  a c c e l e r a t e  
f a i l u r e  mechanisms. This  i s  
probably the most expensive screen an( 
one of the  moat e f fec t ive .  
High-temperature a-c 
o p e r s t i n g  l i f e  
Excel lent  
~ 
High-temperature 
r eve r se  b i a s  
Poor Expensive See Section 4.2.5.27. 
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An example of spec i f ied-poin t  tes t ing  i s  shown i n  the functional schematic 
of Figure 4-6. The c i r c u i t  is  a fu l ly  in t eg ra t ed  power amplifier (Darlington 
COURTESY OF ELECTRONIC DESIGN NEWS 
FIGURE 4-5 
INTEGRATED-CIRCUIT TEST FIXTURE 
nz 
R1 
FIGURE 4-6 
FUNCTIONALSCHEMATIC OF 
POWER AMPLIFIER 
-04 
configuration) containing two r e s i s t o r s ,  two t rans is tors ,  and one diode. .Examina- 
t i o n  of the circui t  schematic  reveals  t h a t  bo th  t rans is tors  (Q1 and Q2) are acces- 
sible. T h i s  s i t u a t i o n  would normally indicate that accurate measurements  could be 
10- 
,"-""""" 
.  """'I 
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I 1 T 
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FIGURE 4-7 
DC EQUIVALENT SCHEMATIC OF 
POWER AMPLIFIER 
4 4  
made of such parameters as current gain,  
breakdown and saturat ion vol tages ,  and 
leakage  currents. However, f u l l y   i n t e -  
g ra t ed  c i r cu i t s  have associated d-c para- 
s i t i c s  which often cause parameter vari- 
a t ions.  Suppose, f o r  example, that a 
measurement of the current gain of Q1 i s  
desired. The col lector ,  base, and emitter 
terminals of the curve t racer  (common NPN) 
are applied t o  I C  leads 4, 1, and 2, 
respectively.  The resu l tan t   d i sp lay  on 
the curve t racer  i s  a combination of Q1 
current-gain character is t ics ,  the leak-  
age currents  of the pa ras i t i c  t r ans i s to r s ,  
and the collector-base leakage of 612 (See 
Figure 4-7). Though these  leakage  currents 
are usually small ,  they can become a prob- 
lem in power-circuit  measurements. 
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Another test  tha t  could be perfomed by the specified-point technique is  the 
measurement  of the collector-to-base breakdown voltage (VCB) of &I. This tes t  i s  
performed by switching the c o l l e c t o r  and emitter terminals of the curve t racer  
(common NPN) to I C  leads 4 and 1, respect ively.  The d isp lay  on the curve t racer  
shovrs VCB p l u s  a l l  o the r  pa ras i t i c  j unc t ion  cha rac t e r i s t i c s .  If during th i s  test 
a breakdovm occurs i n  the Q1 junc t ion ,  res i s tors  R 1  and R2 provide current limit- 
i n g  f o r  leakage path 1. However, there is  no current  limiter i n  the paras i t ic -  
junction leakage path 2. 
I f  the engineer  knows t he  equ iva len t  c i r cu i t  of an I C  ( inc luding  paras i t ics ) ,  
he can apply the specified-point test  method f o r  an e f f e c t i v e  d-c analysis  of 
s imple  c i rcu i t s .  For complex c i r c u i t s ,  however, this task becomes d i f f i c u l t ,  i f  
not impossible, because of the large number of d-c parasi t ics  involved.  As men- 
tioned earlier, spec i f ied-poin t  tes t ing  i s  general ly  reserved for  I C  f a i l u r e  
analysis.  
4.4.2 Black-Box Testing 
Because in tegra ted  c i rcu i t s  a re  genera l ly  too complex f o r  the specified-point 
method of t e s t i n g ,  the black-box technique i s  used. This technique tests the 
c i r c u i t  i n  i t s  e n t i r e t y .  The device i s  connected to  the  requi red  power supplies; 
and the input and output terminals are monitored. The c i r c u i t  i s  then accepted 
o r  re jec ted  by i t s  c i r cu i t ;  cha rac t e r i s t i c s  (input;, output transfer) rather than 
by the values of the  individual  components of t h e  c i r c u i t .  
FIGURE 4-8 
BLACK-BOXTESTING OF POWER AMPLIFIER 
Figure 4-0 i l lus t ra tes   the   b lack-box 
technique as applied to a power amplifier.  
Bias voltages (VI and V2) are applied to 
the I C ,  and the device i s  loaded induc- 
t i v e l y  to simulate  actual  c i rcui t  condi-  
t ions .  The input  is  driven by a square- 
wave generator, and the input-output 
response is  monitored by a two-channel 
oscilloscope.  Using t h i s  test   technique, 
one can determine values for such parame- 
t e r s  as dynamic impedance, minimum/maximum 
operat ing levels ,  drain currents ,  and 
t ransient   responses .  In  e f fec t ,  a l l  neces- 
sary operat ional  character is t ics  of this 
I C  can be determined without a de ta i led  
inves t iga t ion  of the package contents 
(as was necessary with the specified- 
point technique).  
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The black-box technique can also be appl ied  to  d ig i t a l  in tegra ted  c i rcu i t s .  
One important measurement i n  d i g i t a l  IC's i s  output voltage versus input voltage.  
Figure 4- 9 shows a typ ica l  test set-up for  t h i s  measurement, t he  d ig i t a l  dev ice  
being a TTL logic  ga te .  Note tha t  the output of t h i s  c i r c u i t  i s  leveled.  Output 
loading is  n e c e s s a r y  f o r  c i r c u i t s  t h a t  do not have un i l a t e ra l  cha rac t e r i s t i c s ,  o r  
whose output  res is tance i s  comparable to  inpu t  r e s i s t ance  ove r  pa r t  of the oper- 
ating range.(In the case of the TTL, both output voltage and current are dependent 
on a load s t a t e . )  Although this test  can be performed on an ordinary oscilloscope 
with d i r e c t  i n p u t  t o  the horizontal  plates ,  an osci l loscope wi th  a horizontal-. 
amplif icat ion capabi l i ty  (Tektronix type 536 or  equiva len t )  w i l l  permit more accu- 
rate measurements. 
To measure the inverse-vol tage t ransfer  character is t ics ,  the test  leads shown 
in Figure 4-9 are reconnected, wi th  the second-stage input voltage going to the  
Y-deflection terminals of the oscil loscope and the second-stage output going t o  
the X-deflection terminals of the scope and to the variable-voltage source.  In 
addition, bias voltages must be provided at the input  of the first s tage to pro- 
vide one-input and zero- input  logic  levels .  Two waveforms can be obtained i n  
t h i s  manner -- one for  an input  "one" condition, and one for an input "zero" 
condition. 
Figure 4-10 shows a standard tes t  arrangement for determining input current 
versus input voltage (using the same TTL as discussed .previously).  A s  i n  the 
case of the output-voltage versus input-voltage characteristic, a horizontal  
dr ive amplif icat ion i s  required.  In the present case,  however, t he  ve r t i ca l  
def lec t ion  must be propor t iona l  to  the voltage drop across the current-sensing 
r e s i s t o r  ( R ) .  This  measurement  must be performed wi th  caution Qn g a t e  c i r c u i t s  
with high input impedances, s ince the current-sensing resis tors  have high values; 
thus, the input  impedance of the oscilloscope can cause current-shunting effects 
that  tend t o  make the input  impedance of the circuit  under test  appear lower than 
it ac tua l ly  is .  A s  i n  the previous example, a load stage i s  required to test  the 
c i r c u i t  under appropriate system conditions. 
Figure 4-11 shows the test  c i rcu i t  for  eva lua t ing  output  cur ren t  versus  out -  
put  vol tage.  A s  i n  the case of the inverse characterist ic,  curves are obtained 
f o r  the "one" and the "zero" input conditions. A d i f f e ren t i a l  i npu t  to the  osc i l -  
loscope is  required to sense the current  through resis tor  R.  
Probably the most d i f f i c u l t  black-box measurement i s  the current- t ransfer  
charac te r i s t ic ,  s ince  R 2  (see Figure 4-12) must be la rge  enough t o  measure current  
accurately, but not so large as to have an appreciable effect on gate operation. 
Other combinations of input  and output voltages and currents  can a l so  be 
measured by the foregoing technique. These techniques apply not only to log ic  
gates ,  but  a lso to  f l ip-f lops,  Schmit t  t r iggers ,  and o ther  d i rec t -coupled  c i rcu i t s  
(Figure 4-13). 
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The switching or transient response of the I C  device can be evaluated by a 
va r i e ty  of methods. Figure 4-14 shows an arrangement f o r  measuring average 
propagation-delay time. This arrangement allows a la rge  number of samples t o  be 
50% 
50% 
90% 
10% TmD =- e, 
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(n=number of c i r c u i t s  under t e s t )  
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FIGURE 4-14 
CIRCUIT FOR MEASURING PROPAGATION-DELAY TIME 
checked  simultaneously,  but this prac t ice  has one drawback: the  devices  could 
co l l ec t ive ly  meet the specification requirement although some might be f a s t  and 
some slow. Therefore, it i s  usua l ly  p re fe rab le  to  t e s t  units individual ly  for 
propagation-delay time. The dr iv ing  and loading gates can be of e i t h e r  I C  o r  
discrete-component form. 
4.5 PROBLEMS ASSOCIATED WITH TESTING  INTEGRATED  CIRCUITS 
The most common problem i n   t e s t i n g  IC's i s  the v a r i a t i o n  i n  normal device 
operation because of tes t - f ixture  capaci tance and  inductance. A l l  f i x tu re s  
should be constructed on ground planes with f u l l y  bypassed power suppl ies  and 
minimal lead lengths.  
For IC's, a l l  high-frequency measurements (such as roll-off characteristics) 
a r e  d i f f i c u l t  and  time-consuming. Oscil loscopes with fast  response t imes are 
needed t o  check rol l -off  dis tor t ion during the vol tage-swing tes ts .  
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Other problems associated with I C  t e s t i n g  are as follows: 
A small impedance mismatch between the driving source and h p u t  of the  
c i r c u i t  may cause an excessive amount or  r ing ing  ana  grea t ly  d is tor t  the 
dr iv ing  vravef o m .  
The sequence of appl icat ion of power supplies i s  important; i f  one b ias  
supply is  connected before another i n  some IC's, an internal jWCtiOn 
may be forward-biased and excessive current flow may destroy the device. 
In  many l i n e a r  c i r c u i t s ,  s l i g h t  v a r i a t i o n s  i n  bias supp l i e s  d ra s t i ca l ly .  
a f f e c t  the circuit  output.  Bypassing i s  necessary on a l l  power suppkks.  
Many c i r c u i t s  are required to have good t r a c k i n g  a b i l i t y  with respect  
t o  temperature and d r i f t .  The test  f ix tures  used  for  these temperature 
tests necessar i ly  have long l e a s ,  which makes the measurement of tran- 
s ien t  response  ex t remely  d i f f icu l t .  
Noise is  always a problem, and discrimination and r e j e c t i o n  c i r c u i t s  
may be needed. 
It i s  d i f f i c u l t  to limit the  number of tests to be performed on an 
ana log  c i rcu i t  and s t i l l  be confident of i t s  performance. Tests such 
as phase sh i f t ,  pulse-width modulation, and frequency response are 
time-consuming but frequently necessary.  
The tests for  eva lua t ing  I C ' s  are qui te  similar t o  t hose  fo r  t e s t ing  d i sc re t e -  
dev ice  c i r cu i t ry  at the module leve l .  I C  t e s t i n g  differs i n  that a designer cannot 
always probe cer ta in  por t ions  of the c i r c u i t  to determine why the output  or  input  
functions changed during a test .  
4.6 TEST FIXTURES 
A number of f ix tu re s  fo r  s ecu r ing  and t e s t i n g  TO-5 and f l a t  packages are 
available. Unfortunately, many of these  f ix tures  have serious shortcomings. 
I n  some, the  I C  must be welded or  soldered into the holder area, and unsoldered 
o r  c u t  upon removal. In  o thers ,  the  I C  i s  clamped i n  p l a c e  with inadequate 
contact  pressure,  such that  tes t  resul ts  can be compromised. Some fixtures 
are  not  polar ized for  proper  I C  inser t ion .  Some do not allow sufficient exposure 
of I C  su r f aces  fo r  i den t i f i ca t ion  markings. Many f ixtures  cannot  be grouped o r  
stacked readily for storage.  
Figure 4-15 shows test  sockets  for  use with the modified TO-5 package. 
The major difference between these sockets and those designed for the standard 
TO-5 i s  the number of terminals. Some of the sockets are especially designed 
fo r  ease  of inser t ion  and can accept lead lengths of 0.5 t o  1.5 inches. The 
sockets are polarized imd are  ava i lab le  with 5, 8, o r  10 leads. 
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COURTESY OF BARNES CORP. 
Fl6URE 4-15 
TEST SOCKETS FOR T O 4  PACKASE 
A ca r r i e r  fo r  t he  f l a t -pack  conf igu ra t ion  is i l l u s t r a t e d  i n  F i g u r e  4-16. 
Th i s  ca r r i e r  accep t s  a 1/4 x 1/4 o r  1/8 x 1/4 f l a t  pack, and converts  the I C  
pin configurat ion into an arrangement fo r  p lugg ing  in to  a pr in ted-c i rcu i t  board 
(0.050 X 0.100 centers ) .  The I C  must  be soldered into t h i s  f i x t u r e .  
Figure 4-17 shows another  tes t  board .  In  th i s  tes t  f ix ture ,  the  depress ion  
of two but tons raises  spr ing-type f ingers .  The I C  is placed under these fingers,  
the but tons are  re leased,  and the  package i s  held i n  place by the spring-loaded 
f ingers .  Th i s  f i x tu re  accep t s  t he  1/8 x 1/4 f l a t  pack with 10 o r  14 leads.  The 
t e s t  board accepts standard printed-circuit  card connectors.  One shortcoming 
of t h i s  f i x t u r e  i s  t h e  d i f f i c u l t y  of al igning the I C  leads direct ly  beneath the 
spr ing f ingers;  the resul t ing poor  contact  can lessen the accuracy of t e s t  
measurements. 
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FIGURE 4-16 
CARRIER FOR FLAT PACKAGE 
COURTESY OF MODULAR ELECTRONICS 
4 
FIGURE 4-17 
INTEGRATED-CIRCUIT TEST BOARD 
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Severa l  var ia t ions  of the " f l ip - top"  car r ie r  a re  ava i lab le ;  one such i e  
shown i n  Figure 4-18. The f l i p - t o p  c a r r i e r  has the following advantages: 
(1) Device leads are posit ioned automatically by the  f ix tu re  cav i t i e s .  
(2)  Uniform and adequate pressure is exerted on a l l  leads.  
(3) A va r i e ty  of package configurations, with 10 t o  14 leads, can be 
accepted. 
(4) The enclosure can be used for  sh ipping  as wel l  as tes t ing ,  s ince  the  
fixture completely surrounds the integrated circui t .  
(5) The te rmina ls  a re  la rge  enough that w i r e s  can be so ldered  d i rec t ly  t o  
them. 
The fixture has terminals that accept the Barnes RD-24 socket.  The p r i ce  
of the  f ix tu re  is about $4 in quan t i t i e s  of 100. 
The Auto-Pak c a r r i e r  c o n s i s t s  of a test socket, cover, and base, as shown 
in Figure 4-19. An I C  device can be t e s t ed  in this c a r r i e r  and then shipped to 
the  customer. The recipient can perform the same tests, u t i l i z i n g  t h e  c a r r i e r  
with a test socket. The c a r r i e r s  c o s t  15 cents apiece in quan t i t i e s  of 5,000, 
and can be returned t o  the vendor f o r   p a r t i a l   c r e d i t   a f t e r   t h e  IC's a re  removed. 
The t e s t  s o c k e t  and retainer c l i p  must be purchased separately. 
COURTESY OF WESTINGHOUSE 
4-48 
FIGURE 4-18 
FLIP-TOP CARRIER 
FIGURE 4-19 
AUTO PAK CARRIER 
The IC socket  assembly  shown  in  figure 4-20 has a double-sided  printed- 
circuit  board for use  with a standard  double-row  printed-circuit  connector. 
Tu10 or more units can be  installed  side-by-side in one  double-row  connector. 
COURTESY OF AUGAT 
P U T  NUMBERS 
l e C - 4  
CAN BE FURNISHED FOR OTHER FIAT PACK SIZES 
~~ ~ 
I- '"""1 2 5 0  
1 
M I X .  
1.044 BOARD  PRINTED 
BOTH SIDES 
II 
MATERIALS 
sw brlow 
Designed for space-saving applications, this as;embly f a -  
tura a .doublesided p&td circuit bead for ma with a 
standard double row printed circuit connector. Two or more 
unite QUL be installed a d e  by aide in o m  double row connector 
(example-bo unite can be plugged into a fifteen contact 
double row connector) 
MATERIALS 
PRINTED CIRCUIT BOARD-& thick glass epoxy. NEMA 
grade Gll, coppar circulby, 
gold o w  nickel plated 
LEAD  SEPARATOR-Diallyl  phthalate 
COVER-Spring  temper stainless steel 
Insulating pressure pad-Silicone rubber 
.FIBURE 4-20 
I C  TEST SOCKET 
Several  types  of  multiple-unit  test  boards  are  available  for  testing  and 
bread-boarding  integrated  circuits.  Figure 4-21 shows a test  board for D I P  ' 8 ;  
the  board in  Figure 4-22 is  for  flat  packs. 
COURT€SY OF AUGAT 
FIGURE 4-21 
DIP TEST BOARD 
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COURTESY OF AUGAT 
I 
FIGURE 4-22 
PRINTED-WIRING BOARD FOR FLAT PACKS 
As with  test  sockets,  there is a large  selection of test boards. 
One of the  problems  associated  with  test  sockets  and  fixtures is that 
IC manufacturers  are  continually  producing  new  packages,  while  the  socket  manu- 
facturers  are  still  trying  to  make  effective  low-cost  holders for the pqckages 
that  are  already  standardized. 
4.7 TEST  ELlUlPMERT 
Integrated-circuit  test  equipment i s  used for engineering,  quality  assurance, 
and production  control. The  equipments  must  be  adaptable  electrically nd 
mechanically  to  a  variety of circuits  and  must  be  easily  programmed. 
Quality-assurance  test  equipments  are  employed  by  both  manufacturer and 
user  to verify  the  quality of integrated  circuits.  The  complexity of these 
equipments  varies  from  relatively  simple  to  very  complex.  The  more  stringent 
the  reliability  requirement  the  more  complex  the  test  equipment. 
The manufacturer's  production-control  equipment I s  usually  intricate and 
expensive,  since  it  must  perform  complex  test  programs  rapidly and accurately. 
A few manufacturers  are  implementing  on-line  testing  and  computer  evaluation 
during  various  steps of fabrication. 
Some IC users  are building  their own test  equipment. In doing so they 
must  consider  the  following: 
(1) Whether  the  device  to  be  tested is digital or linear.  Where  both 
types of devices  are  to  be  tested,  complex  equipment  will  be  required. 
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Whether the device must be exposed to unusual environments (high 
temperature , shock) while under electrical  test. Th i s  requirement 
could necessi ta te  sophis t icated f ixtures  and tes t ing techniques.  
The sequence of t e s t i n g .  An inappropr ia te  tes t  sequence  could  have 
an adverse effect  on time, cost, yields, and fai lure  information.  
The method of measuring transient response. The requirements for 
fast  switching speeds may necess i ta te  severa l  f ix ture  cards  ra ther  
than a s ing le  universa l  f ix ture .  
Many manufacturers and users are purchasing commercial t e s t  equipments, 
which are  becoming widely available.  
Factors*that should. be considered i n  the purchase of commercial I C  t e s t e r s  
include the following: 
(1) Semiconductor test-equipment repeatability i s  the most important  factor  
for eva lua t ion ,   r e l i ab i l i t y ,  and qual i ty   control .   Repeatabi l i ty  
requi rements  a re  typ ica l ly  spec i f ied  in  mi l l ivo l t s  and hundreds of 
picoamps. Repeatabil i ty i s  affected by the complexity of the test 
equipment.  Generally, the more complex the  t es t  equipment, the more 
d i f f i c u l t  it i s  to obtain close tolerance repeatabi l i ty .  
( 2 )  Considerations that affect  the speed of the  t e s t e r  a r e  as follows: 
Automatic  handling  equipment 
Mult iplexing  capabi l i t ies  
Environmental chambers 
Type of t e s t  and t e s t   r a t e   a r e  key f a c t o r s  when automatic handling 
equipment i s  being considered. If handling equipment i s  required and 
the  package to .be  t e s t ed  i s  nonstandard, delivery of the t e s t e r  could 
be delayed for several  months. Test speeds of 16 msec pe r  t e s t  a r e  
readily available,  and high-speed options will cut  tes t  t ime to  5 msec 
p e r   t e s t .  
(3 )  Multiplexing increases the effectiveness of a t e s t e r  by allowing 
the equipment t o   t e s t  more than a s ingle  I C  at the same time. 
Consider a t e s t e r  t h a t  c o s t s  $80,000; i f  a multiplexing option with 
two add i t iona l  t e s t  f i x tu re s  tha t  cos t s  abou t  $10,000 is added, th ree  
t imes as  many devices can be tested during the same period of time 
for only a modest increase in cost. Another obvious advantage of 
multiplexing i s  the saving in  floor space. 
* Robert G. Hart and Francis J. Kelliber, “Eight Pointers to Remember  When 
Buying I C  and Semiconductor Testers  , Evaluation Engineering, May/June, 1966, 
p. 20. 
Multiplexing  equipment does-not require  that  similar  devices  be 
tested  at  the  same  time.  Different  types of devices  may  be  tested 
simultaneously if the  programs  are  stored on random-access  memories 
such  as  magnetic  discs. In addition,  the  tests  are  not  restricted 
to  the  same  environment; one  group  may  be  tested in an  environmental 
chamber,while  another  group  may  be in an ambient  environment. 
Devices  are  often  required  to  be  tested  under  a  wide  range of 
temperature  conditions.  Such  measurements  require  automatic  handling 
through  the  environmental  chamber.  The  device  must  be  stabilized 
at  the  various  temperatures;  frost  at  low  temperatures  must  be  avoided 
or readings  will  be  inaccurate. 
(4) Computer  control is used on many IC testers.  Serious  consideration 
should  be  given  to  adaptation  flexibility  that  permits  the  use of more 
than  a  single  type of computer. Actual and anticipated  test  needs 
must  be  determined to avoid  overbuying or underbuying of computer 
controlled  testers. 
A low-cost  computer  may  require  much  more  programming  than  a  more 
expensive  computer  over  the  anticipated  life of the  tester. The  life- 
cycle  costs for the  inexpensive  computer  may  be much  higher  than  those 
of the  expensive  computer. When computer-controlled  testers  are  used, 
it is not  necessary  that  the  computer  and  the  tester  be  in  close 
proximity. 
( 5 )  The  data-recording  equipment  used  with  the IC tester  should  be  compatible 
with  other  data-processing  equipment  currently  being  used.  Requirements 
for  test  rates  must  be  carefully  evaluated  because  data  recording is 
usually  the  limiting  factor in determining  test  speed.  Magnetic  tape 
is the  fastest  data-recording  medium  currently  in  use. 
(6) Equipment  flexibility is an important  consideration  because  the IC 
technology is changing.  Testers  that  can  handle up to 40 leads  are 
available;  many  can  be  adapted  to  handle  more.  This  is  an  important 
consideration  in  the  light of expected  developments,  especially LSI. 
Such  devices  may  have up to 160 leads. 
4-52 
BIBLIOGRAPHY:  CHAPTER 4 
TESTING 
Berger, W. "Infrared Detection Reveals Microcircuit Metalization Failure Mechanisms, 
Evaluation Engineering, (1966). 
Bureau of Naval Veapons. Naval Weapons Data; Reliabil i ty Engineering, Rel iab i l i ty  
Testing. 1962. 
Burrus, J . C .  Shock and Vibrat ion Bullet in;  Combined Random Vibration and Extreme 
Temperature Testing of Integrated Circui ts .  19bb. 
Carlson, H.G., W.L. G i l l ,  and J.E. Hall. Inves t iga t ion  of  Rel iab i l i ty  Tes t ing  
Diaz, G. "Computer Methods f o r  Analyzing  Test  Data,  Electro-Technology, 1963. 
and Prediction Techniques for Integrated Circuits.  19bb. 
Fraser j  R.M. Thermal (Infrared) Radiometers as Instruments for Nondestructive 
Rel iab i l i ty  Tes t ing .  19bb. 
Fountain, J .H.  A General Computer Simulation  Technique f o r  Assessments  and 
Testing Requirements.  General Dynamics/Convair Report. 
Giles, J.U. "How t o  Measure Linear-IC Performance, 'I E, (1966), p.62. 
Hart, R.G., and F. J. Kellihir .  "E igh t  Po in t e r s  t o  Remeber when Buying I C  and 
Semiconductor Testers,  Evaluation  Engineering,(1966). 
Jelinek, H. J., and H.T. Breen. "Proper Test-Point Allocation, 'I Electro-Technology, 
(19661, PP.50-53. 
Jones, A.B., Jr. "Programmable Module Tester," Computer Design,  (1966), pp. 42-43. 
Kashlwabara N., S i l iconix  MIL Integrated Circuits Adder/Subtracter Evaluation. 
1964. 
Lindsay, G.U. "Experiences I n  The Use of  MIL-R-26667, With Comments on Contractual 
R e l i a b i l i t y  Test Requirements and MIL-STD-781, ' I -  Analysis of R e l i a b i l i t y  
and Maintainability,  (1965), pp. 28-30. 
Lombardi, J., L. McDonough., and H. Padden. .High Rel iabi l i ty  Screening of 
Semiconductor  and Integrated Circuits Devices. Grumman Final Report. 1966. 
Morkowitz, C. " In tegra ted   Ci rcu i t s   in   Act ion:   Par t  111, Getting Your Money's 
Worth, 'I Electronics, (1966), pp. 56-62. 
. "Pattern of Tests Changing for  Integrated Circui ts ,"  Electronics ,  
(1966 1, 93 -101 
Mulcahy, D.L. "Selecting and Specifying Hi-Re1 Integrated Circui ts ,"  E. 
Nowak, T. J. "Rel iab i l i ty  of Integrated Circui ts  by Screening, 'I Proc. Annual 
Annual Symposium on Reliabil i ty,  (1967),  pp. 359-364. 
Symposium on Rel iabi l i ty .  (1967) ,  pp. 365-375. 
4-53 
O"Connel1, E. P. , and T.W. Walsh. Development of  a Microelectronics Capability 
and F a c i l i t y  a t  RADC. RADC-TR-65-439. 
Peralta,  B. C. "Screeni  Sil icon  Inte  rated  Circuits,  I' Proc. Annual Symposium 
on Rel iab i l i ty ,  (1$?7), pp. 337-3f8. 
Perry, J. N. "Reliability  Screening  Techniques, Proc. Annual Symposium  on 
Rel iab i l i ty ,  (1967) , pp. 783-788. 
RCA. Final Report on Functional Testing of Digital Microelectronic Circuits. 
Operations  Research Government Services. 1966. 
Rome A i r  Development Center. RADC Specif icat ion 2867, Qual i ty  and Rel iab i l i ty  
Assurance Procedures for Monolithic Microcircuits. 
Schink, P. "Evaluating  Integrated  Circuit Performance, Electronics,  (1963) , 
P. 73. 
Sundeen, G.E., Jr. "Review of Test Equipment Used in  In t e  r a t ed  C i rcu i t  
Manufacturing, I' SCP and Sol id  State  Technology, (19667, pp. 53-55. 
Iralsh, T. , e t  al .  Qual i ty  Defects  in  Electronic  Par ts :  Phase I Final  Report. 
General Electric 665D282. 1966. 
4-54 
SPECIFICATIONS AND PROCUREMENT 
F I V E  
5.1 INTRODUCTION 
Since  the  primary  purpose of a specification is to  inform  the  supplier of 
the  purchaser's  needs,  it  may  consist of nothing  more  than  a  simple  description 
of the  product.  Depending on the  nature of the  product  and  its  application, 
such a specification  may  be  entirely  adequate. 
On the  other  hand,  a  specification  may  be  a  complex  document  that  requires 
the  manufacturer  to  spend  substantial  sums  to  qualify  as  a  supplier;  it  may  con- 
tain  detailed  descriptions of every hovm characteristic of the  desired  item, 
making  the  cost of verification  alone  many  times  the  cost of the  manufacturing 
operation.  There  are few  such  specifications;  however,  many  military  and  aero- 
space  specifications -- particularly  those for semiconductor  devices -- approach . 
such  complexity. 
In  addition  to  informing  the  supplier of the  purchaser's  needs  (which  will 
be  referred  to  herein as performance  characteristics),  the  more  comprehensive  spe- 
cifications  set  forth  requirements  that  the  manufacturer  must  meet  before  his 
product  will  be  accepted  by  the  purchaser.  These  additional  requirements  generally 
consist of procedures for qualification,  acceptance  testing,  and  preparation f r  
shipment.  The  basic  functions  with  which  most  specifications  for  military  and 
aerospace  electronic  devices  are  concerned  are  as  follows: 
Performance  characteristics 
r Electrical  parameters 
Environmental  stress  levels 
Reliability 
Physical  dimensions  and  form  factor 
Assurance-test  procedures 
Sample  plan - Test  sequence 
End  points 
Qualification  procedures 
- Management  and  admlnlscrative  requirements 
Process  requirements 
Product  test  requirements 
5.2 PERFORMANCE  CHARACTERISTICS 
Performance  characteristics  and  their  numerical  tolerances  are  generally 
determined  by  the  application  for  which  the  device  is  intended. If the  applica- 
tion is not  reflected  in  the  specification,  the  procured  devices  may  fail  to 
function  properly  over at least  a  portion of the  desired  operational  range.  Spec- 
ified  performance  characteristics  must  also  be  compatible  with  limitations of the 
associated  manufacturing  technology  and  not  imply  a  requirement  to  advance  the 
state of the  art. 
5.2.1 Electrical  Parameters 
The  manner  in  which  electrical  parameters  are  specified for ntegrated 
circuits (IC) is  essentially  identical  to  that of discrete  semiconductors.  How- 
ever,  while it  is  possible  to  specify all of the  electrical  parameters  considered 
in  the  design of the  discrete  component,  this  is  not  generally  feasible  with 
integrated  circuits,  because  many IC parameters  are  inaccessible  to  measurement. 
The  designer  is  usually  restricted  to  specifying  only  those IC parameters  involv- 
ing  the  input  and  output  terminals of the  device  and  the  power  supplied  in  terms 
of voltage and current. 
It is possible for an integrated  circuit  to  be  manufactured in such a manner 
that,  even  with  the  terminal  parameters  well  within  the  specific  limits,  one or 
more of the  "buried  parameters"  is  either  unstable or  far removed  from  its  design 
value,  causing  the  device  to  fail  early. If measurement  were  possible,  the  device 
would  be  re  Jected. The only knovrn protection  against  such  a  possibility  that  can 
be  incorporated in an integratedtcircuit  specification  is  the  test-group  concept. 
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During preparation of t h e  wafer masks, selected areas  on the wafer can be 
reserved wherein active and passive devices are fabricated with open terminals.  
The assumption i s  tha t  e lements  incorpora ted  in  ad jacent  c i rcu i t s  will possess 
similar e lec t r ica l  parameters .  Those elements within the test  groups are access- 
i b l e   t o  measurement, and their  electrical  parameters can be spec i f i ed  in  a manner 
i d e n t i c a l  t o  t h a t  f o r  d i s c r e t e  d e v i c e s .  
There are exceptions to the rule of specifying performance c h a r a c t e r i s t i c s  
i n  accordance with the device application. Some e lec t r ica l  parameters  of semi- 
conductor devices can indicate device quali ty or stabil i ty.  Although the exact 
numerica.1 range depends on the device and technology involved, there is  general ly  
a range of values for device parameters outside of which the qual i ty  or s t a b i l i t y  
of the device becomes suspect. For example, the s i l icon planar-passivated t ran-  
s i s t o r  commonly incorporated into integrated circui ts  typical ly  exhibi ts  extremely 
l o v  leakage currents, usually orders of magnitude lower than required by most 
appl icat ions.  If such a device exhibits leakage merely approaching the maximum 
a l lowable  for  many applications,  it is  l i k e l y  t o  be an e a r l y  f a i l u r e .  Although 
such a device could be rejected because of 'other  requirements  given in  the speci-  
f ica t ion ,  the  bes t  oppor tuni ty  for  re jec t ion  is  l o s t  i f  this parameter is specif ied 
according t o  the requirements imposed by i ts  appl icat ion.  Thus e l e c t r i c a l  param- 
eters  should be limited to the numerical range commonly associated with qua l i ty  
and. s t a b i l i t y   i r r e s p e c t i v e  of application requirements. 
5.2.2 Environmental  Requirements 
Environmental  characterist ics specified for I C  dev3ces should r e f l e c t  the 
condi t ions to  which the devices will be exposed. Additionally, however, a l l  
environmental  conditions that are related to mown f a i l u r e  mechanisms of the 
dcvicos can and should be specif ied (regardless  of whether the devices will encounter 
such conditions in  use ) ,  i n  an  a t t empt  to  sc reen  poss ib l e  fu tu re  f a i lu re s .  
The environmental  requirements specified for integrated circuits axe 
general ly  the same as those  spec i f ied  for  t rans is tors .  Appl icable  tes t s  are 
described i n  MIL-STD-750, Test  Methods for Semiconductor Devices. It may be noted 
t h a t  t h e s e  t e s t s  d i f f e r  from those which mil i tary electronic  systems are  required 
t o  undergo. Vhile including a l l  t he  types  of mechanical and environmental stresses 
required for systems, they are particularly adapted to such low-mass devices as 
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integrated circuits. Frequently, system manufacturers will specify mechanical and 
envi ronmenta l  t es t s  for  in tegra ted  c i rcu i t s  on the basis of the test  requirements 
of their  completed systems. It i s  no t  pa r t i cu la r ly  des i r ab le  to  perform these 
types of t e s t s  on integrated circuits,  because they will not  suf f ic ien t ly  acce lera te  
the po ten t i a l  failure modes. 
5.3 ASSURANCE TESTIH6 
It should be general ly  assumed that devices procured t o  a spec i f ica t ion  will 
possess  only those character is t ics  that a re  ve r i f i ed  by the test  requirements 
of the document. ThLs assumption i s  seldom precisely correct ,  but  it is always 
advisable because it will usually prevent inadequate devices from f inding the i r  
way i n t o  systems -- whether the i r  inadequacy i s  due t o   f a i l u r e   t o  comply with 
spec i f ica t ions  or  to  misappl ica t ion  of the device by the system designer. 
The test  requirements alone define the device.  The  manner i n  which  they 
a re  spec i f ied  i s  of v i t a l  importance, p a r t i c u l a r l y  f o r  mili tary and space 
appl icat ions.  
5.3.1 Sampling Plans 
In  assurance tes t ing,  samples of the popu la t ion  a re  t e s t ed  in  a trade-off 
of confidence against  cost  and  time.  Before a sample-selection scheme is  chosen, 
the population from which the  sample i s  t o  be drawn mus t  be precisely and 
correctly defined, since conclusions of the  experiment a r e  l i m i t e d  t o  t h a t  
population from which the samples were dram. 
The principal requirement of any sampling procedure i s  tha t  it y ie ld  
representative samples. A representat ive sample i s  a miniature of the population. 
To  make inferences about the population from the sample resu l t s ,  the  sample 
design mus t  have an element of randomness. A random sample r e s u l t s  when every 
i tem in the population has an equal and independent chance of being chosen f o r  
the sample. (Random re fe r s  t o  the  se l ec t ion  method and not  to  the  sample items 
chosen.) A completely random sample (of ten  re fer red  to  as an  unres t r ic t ive  
random sample) does not necessarily result  in a representat ive sample, however. 
For example, i f  the population i s  a group of *lo$ r e s i s t o r s  of a specif ied 
nominal value, the unrestircted random sample i s  se l ec t ed  in  e s sen t i a l ly  the  
fgllovring manner: A l l  the  r e s i s to r s  i n  the  popu la t ion  a re  iden t i f i ed  in  some 
way, usual ly  by number.  The sample i s  dram by picking a group of numbers i n  
some random manner, i . e . ,  drawing slips of paper out of a hat or using a random- 
number table. If the resistance values are normally distributed about the nominal 
value, it i s  remotely possible through an unlikely sequence of events, that  the 
items  chosen f o r  t h e  sample a r e  a l l  c lose  to  the  ? 10% value.  Certainly the 
sample is  unrepresentative,  b u t  it is s t i l l  unbiased since the procedure by which 
it was obtained was random. Two means of protect ing against  t h i s  occurrence are 
increased sample s i z e  and the introduction of a ce r t a in  amount of nonrandomness 
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in the  sample  procedure -- if something  is  known  about  the  population.  The  non- 
randomness  is  concerned  with an attempt  to  secure  representativeness  by  dividing 
the  population  into  more  homogeneous  segments (known as stratified  sampling). No 
matter  how  many  population  divisions  are  made,  the  final  choice of the  sample 
items  (chosen  from  each  category or stratum)  must  be  a  random  one.  This  not 
only  protects  against  bias  but  allows  the  experimentor  to  make  inferences  with 
a  measurable  uncertainty. 
Adequacy in a  sample  refers to the  number of items  selected, i.e., the 
sample  size. A sample  size  is  adequate for the  particular  sampling  procedure 
chosen if it  satisfies  the  requirements of representativeness  and  precision. 
The  optimum  sample  size,  and  hence  the  optimum  number of replications in  an 
experimental  design,  is  dictated by the  following.factors: 
Inherent  variability of the  manufactured  parts 
. Degree of accuracy  required 
Degree of precision  required 
. The  experimental  design  resulting  from  problem  definition 
Economic  considerations 
Currently in the  semiconductor  industry,  some form of the  AQL  and  the  LTPD 
sampling  plans is used. The AQL (Acceptance  Quality  Level)  plan  specifies  the 
maximum  deviation h o m  perfect  quality  that  the  consumer  is  willing  to  accept 
(assuming  that  the  producer  will  consistently  submit  lots of his  quality). The 
AQL  is usually  considered as that  quality of a  lot  which  has  a  probability of 
acceptance of .95. An inspection  level  is  specified  with  the AQL which  determines 
the  number of Samples  to  be  tested.  Although  the  number of samples  increases vlith 
lot size,  the  ratio of sample  size  to  lot  size  decreases.  MIL-STD-105"  and 
Military  Handbook'H108**  contain  the  details of sample  size,  lot  size,  and 
failures  permitted for a  given  AQL. 
I 
There  are  some  advantages  and  disadvantages in the AQL plan. In normal 
sampling,  a lot at AQL quality  will  have  a  high  probability of acceptance, 
usually  near .95. Thus  a  producer  has  good  protection  against  rejection of 
submitted  lots  from  a  process  that  is  at  the AQL or better. On the  other  hand, 
this  type of classification  does  not  specify  anything  about  the  protection  the 
consumer  has  against  the  acceptance of a  lot  worse  than  the  AQL.  The  AQL  is 
therefore  referred to as a  producer's  risk  plan. 
* MIL-STD-105  "Sampling  Procedures  and  Tables for Inspection  by  Attributes," I:  
Munitions  Board  Standards  Agency,  Washington,  D.C., 11 September 1950. 
** ~108 "Sampling  Procedures  and  Tables for Life  and  Reliability  Testing," 
Office of the  Assistant  Secretary of Defense,  Washington,  D.C., 29 April 1960. 
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The other  plan i s  a consumers' r i s k  plan. The LTPD (Lot Tolerance Percent 
Defective) plan refers t o  that  incoming qual i ty  above which there  i s  a small 
chance t h a t  a l o t  will be accepted; the LTPD value is  usually near 10%. I n  
t h i s  plan,  there i s  a small  probabi l i ty  that the consumer will accept  lo t s  
submitted from a process that i s  a t  the LTPD or worse. However, the plan does 
not  specify the risk the producer has against  the re jec t ion  of l o t s  b e t t e r  t h a n  
LTPD . 
Mfferent  AQL and LTPD sampling p lans  a re  shown in  F igure  5-1. Plans 1 and 
2 have AQL's of A; the  LTPD of Plan 1 is D; that of Plan 2 is E. Plan 3 has an 
A Q L  of B and an LTPD of E, and Plan 4 has an A Q L  of C and LTPD of F. Each o f  
these plans has merit  for individual  appl icat ions s ince the AQL's and the amount 
of discrimination vary. 
- - 
AQL LTQL 
Percent Defective o r  Quality of Submitted Lots 
FIGURE 5-1 
SEVERAL  HYPOTHETICAL OC (OPERATING  CHARACTERISTIC] 
CURVES  HAVING  DIFFERENT AQL IACCEPTABLE  QUALITY  LEVEL) 
AND  LTOL  [LOT TOLERANCE QUALITY  LEVEL]  VALUES 
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FIGURE 5 -2  
OPERATIN6 CHARACTERISTICS FOR A 4% AOL 
Figure 5-2 shows  the  effect of sample  sizes of 15 and 150 in a  plan  with 
an A&L of 4%. As shown,  the  ideal  OC  (Operating  Characteristic)  curve is 
achieved  by 100% inspection.  The  decreasing  sample  sizes  show  the OC varying 
further  from  the ideal. The  sample  size of 150 will  permit  one  lot  out of 10 
with 118 defectives  to  pass,  while  the  sample  size of 15 will  permit  a  lot f 
25s defectives  to  pass 10% of the  time.  Since  the  LTPD  controls  the  lower  end 
of the OC so that  only 10% can  pass if the  specified  value  is  exceeded,  then 
the  sample  sizes of 15 and 150 assure  LTPD's of 25% and ll%, respectively. 
For the  LTPD  plan,  sample  size  is  independent of lot  size  but  the  percent 
defective  allowed  to  assure  a  specified  LTPD  increases   the  sample  size 
approaches 100%. Tables of sample  sizes  and  number of defectives  permitted for 
various  LTPD  values  are  included in MIL-S-19500. 
Current  military  specifications  frequently  use  a  modified  LTPD  plan for 
added  consumer  protection  against  the  possibility of receiving  defective or 
out-of-tolerance  devices,  which is  greater  with  the  small  lot  and  small  sample 
sizes of the AQL system. The  modified  plan  specifies  a  minimum-rejection  number 
or a  maximum-acceptance  number  (which  is  the  minimum  rejection  number  minus  one) 
and  a  maximum  size of the  sample.  Therefore,  the  lot  may  be  accepted  based on 
test  results on  smaller  sample'sizes,  but  the  number of defectives  permitted 
for  the  sample  is lower. 
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A s  an example,  military  semiconductor  specifications  call  for an LTPD  value 
of 5% with  a  maximum  acceptance  number of 4 f o r  electrical  characteristics.  Life 
test  specifications  usually do not  include  the  maximum  acceptance  number  because 
the  sample  size  for  the  1,000-hour  life  test will be  limited  due  to  test  cost 
considerations. As pointed  out  earlier,  the  test  plans  usually  evolve as  a 
result of trade-offs of confidence  against  cost  and  time. 
5 3.2 End  Points 
Generally,  the  criterion of failure  for  environmental  testing  is  determined 
by the  effect  the  stress  condition  has  on  the  electrical  characteristics of the 
device.  These  characteristics  and  their  associated  limits  are  referred  to  as 
end  points. 
When  only  one  or  two  characteristics  are  used as en  points,  they  should  be 
the  device  characteristics  that  are  the  most  sensitive  to  the  particular  environ- 
mental  stress  applied.  Specifying all or a  large  number of end  points is time- 
consuming,  costly,  and  generally  unnecessary. 
Three  common  methods of specifying  end-point  limits  are  as follows: 
(1) Maintain  initial  values. For example, 
Gain = 50 minimum, 100 maximum -- initial  test  value 
Gain = 50 minimum, 100 maximum -- end-point  limit 
(2) Relax  initial  value. For example, 
Gain = 50 minimum, 100 maximum -- initial  test  value 
Gain = 30 minimum, 140 maximum -- end_point  limit 
(3 )  Limit  shift of initial  values. For example, 
Gain = 50 minimum, 100 maximum -- initial  test  value 
Initial  value 2 20% -- end-point  limit 
For a  variety of practical  reasons,  method (2) is most  widely  used  although 
the  other  two  have  advantages for specific  situations. In any  case,  careful 
consideration  should  be  given to the  characteristic  being  specified so a  realistic 
set of intial  and  end-point  values are established  based on requirements of 
accuracy of measurement  during  test. 
5.3.3 Electrical Perfwmance Testinq 
It has  been  a  common  practice for  years in the  semiconductor  industry  to 
perform  electrical  performance  tests  at  room  ambient  condition (25OC). Only f o r  
some  specific  high  temperature  operational  requirements  were  tests  such as  high- 
temperature  current  gain  included.  The  justification for this  testing  policy 
is based on the  fact  that  the  performance of transistors  and  diodes  over  a 
reasonable  range of temperatures  is  well  documented  and is predictable.  However, 
neither  the  same  data  or  test  policy  can  be  applied  to  the  more  complex  integrated 
circuits. A l l  semiconductor  devices  exhibit  changes  in.electrica1  performance 
that are a  function of the  temperature of the  device.  The  relationship of these 
temperature-dependent  characteristics in an integrated  circuit is hard  to  predict. 
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During the  ear ly  phases  of procurement of a g iven  in tegra ted  c i rcu i t  it 
may be necessary to perform measurements a t  other  than room temperature. A s  
data are accumulated, i t  should be possible to reduce testing costs by reducing 
t h e  number of parameters measured a t  the extreme temperature. 
5 .3 .4  Rel iabi l i ty  Screening Tests 
Although the process control during production of in tegqated  c i rcu i t s  is 
e s s e n t i a l  f o r  r e l i a b i l i t y ,  t h e  u s e  of screening tes ts  can be a va luable  too l  to  
assure  del ivery of re l iab le  devices .  The screening  tes t s  are s p e c i a l  t e s t s  
designed to be performed on the ent i re  populat ion to  e l iminate  devices  that  a r e  
p o t e n t i a l  failures even though they have passed the standard quality control 
tests. Because of the  cost  and nature of the screening tests, they m u s t  be 
carefully designed and used. A de ta i led  knowledge of the physics of f a i l u r e  of 
the device and the  re la t ionship  of device design and process steps i n  required. 
The effect iveness  of a soreening tes t  i s  not  constant  but  var ies  with design 
and manufacturing processes. 
A screening often specified f o r  i n t e g r a t e d  c i r c u i t s  i n  which r e l i a b i l i t y  i s  
of paramount importance i s  the power burn-in test -- operat ing each circui t  
under an accelerated l ife-test  condi t ion  for  a period between 24 .and 250 hours. 
This  operating l i f e  test , performed on a 100% basis , will remove e a r l y - l i f e  
f a i l u r e s  from the to ta l  popula t ion  and assure a high degree of performance- 
c h a r a c t e r i s t i c  s t a b i l i t y .  
Table 5-1 l ists  some of the common defects  found i n  i n t e g r a t e d  c i r c u i t s  
and the screening tests that can a id  in  e l imina t ing  devices  wi th . these  defec ts .  
Although the  sc reens  a re  l i s t ed  in  the  o rde r  of decreasing effectiveness,  the 
d i f fe rence  in  e f fec t iveness  between tests i n  t h e  same group are considered minor. 
For a detai led discussion of each tes t  see Sect ion 4.2.4 and Table 4-1. 
I 
5.3.5 JAN-TX (Testing-Extra)  Specifications 
The TX spec i f ica t ion  i s  an  e f for t  by  DoD t o  improve semiconductor device I 
r e l i a b i l i t y  and simplify device specifications.  It is  in  l imi t ed  use  fo r  t r an -  
s i s tors ,  d iodes ,  and r e c t i f i e r s  and t o  a lesser  ex ten t  for i n t eg ra t ed  c i r cu i t s .  
It i s  expected to  e l imina te  many of the cost ly  device specif icat ions that a r e  
invariably developed for each new system. In  the  pas t  an  engineer  who wanted 
t o  w r i t e  a h igh- re l iab i l i ty  spec i f ica t ion  for devices t o  be used i n  a new system 
of ten  co l lec ted  as many ex i s t ing  spec i f i ca t ions  as possible  t h a t  seemed appropri- 
a t e .  Th& most stringent requirements were then abstracted and canbined with a 
few o r ig ina l  con t r ibu t ions  to  form the new specif icat ion.  Such an approach has 
a major e f f ec t  on  cos t  with no guarantee of a commensurate improvement i n  
r e l i a b i l i t y .  The TX specification should eliminate many of these custom 
spec i f ica t ions  . 
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TABLE 5-1 
IC DEFECTS AND DETECTION SCREENS 
Detection Sireen 
Re-Cap Visual Inspection 
X-ray (cannot be used for aluminum) 
vibration Variable Frequency (Monitored) 
Constant Acceleration 
Random Vibration (Irnnitored) 
Shock 
Vibration Fatigue 
Isolation Resistance 
x-Ray 
Re-Cap Visual Inspection 
Temperature Cycling 
Thermal  Shock 
Random Vibration 
Constant Acceleration 
Vibration Variable Frequency 
Shock 
vibration Fatigue 
Re-Cap Visual Inspection 
Themal Shock 
Temperature Cycling 
Constant Acceleration 
Random Vibration 
Vibration Variable Frequency 
Shock 
Vibration  Fatigue 
Re-Cap Visual Inspection 
High-Temperature Storage 
High-Temperature A-C Operating Llfe 
A-C Operating Life 
D-C Operating  Life 
High-Voltage Teat 
Intermittent Operating Life 
Isolation  Resistance 
Re-Cap Visual Inspection 
High Temperature A-C Operating Life 
A-C Operatlng  Life 
&C Operating Life 
Intennittent Operating Life 
High-Voltage Test 
Re-Cap Inspection 
Vibration Variable Frequency (Monitored) 
X-Ray 
Random Vibration (l.!onitored) 
Re-Cap Inspection 
High Temperature A-C Operating Life 
A-C Operating Life 
In t emi t t en t  Operating Life 
Defects 
lubstrate (cracked) 
loms ion  
'ackage & Seals 
ulk Sil icon 
hemal  Ifismatch 
arameter Drift 
nversion/Channeling 
esign 
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Detection Screen 
Re-Cap Visual Inspection 
Temperature Cycling 
Thermal Shock 
Constant Acceleration 
Vibration Variable Frequency 
Random Vibration 
Shock 
Vibration 
Re-Cap visual Inspection 
High-Temperature Storage 
X-Ray 
Temperature Cycling 
Thermal  Shock 
Random Vibration 
Helium  Leak Test (fine leak) 
Radiflo Leah Test (fine leak) 
Nitmgen Bomb Test (mid-range leak tes t  
Gross Leak Teat 
Shock 
Vibration Variable Frequency 
Vibration Fatime 
High-Temperature Storage 
High-Temperature A-C operating Llfe 
A-C Operating Life 
D-C Operating  Life 
Intennittent Operating Llfe 
Temperature Cycling 
Thermal Shock 
High-Temperature A-C Operating Life 
A-C Operating Life 
P C  Operating Life 
Intermittent OPeratinR Life 
High-Temperbture A-C Operating  Lire 
High-Temperbture Reverse Blas 
R-C Operating Life 
Intemdttent Operating Life 
D-C Operating  Life 
Operating-Llfe Tests 
Infrared  (Thennal) 
The TX specification  does  not  introduce  new  tests  but  simply  specifies  that 
certain  tests  be  performed on a 100% basis. In addition,  it  requires  identifi- 
cation  of  each  device  that  is  tested  and  requires  repeat  measurements of key 
parameters.  The TX specification  outlines  a  standard  screening  procedure  for 
devices  before  they  are  subjected o Group-A  electrical  tests  and  Group-B 
mechanical  and  environmental  tests  where  the  rejection  criteria  are  more  stringent 
than fo r  JAN types.  Provisions  for  Group-C  destructive  tests on a  sample  basis 
are  also  made. 
The  following 100% tests  (screens)  are  required  by  JAN-TX  specifications. 
Each  device is identified  and  the  variable  test  data  are  recorded  and  maintained. 
High-Temperature  Storage : 48 hours  at 200°C 
Temperature  Cycling : -55OC  and  +2OO0C 
Constant  Acceleration: 20,000 G in Y1 plane 
Hermetic-Seal  Test 
. Parameter  Measurement  and  Data  Recording 
Operating-Life  Test 168 hours 
Parameter  Measurement 10% Lot  Jeopardy 
Devices  that  fail  catastrophically  during  screening  are  discarded,  as  are 
those  which  drift  beyond  specified  operating  limits. 
5.3.6 Reliability-Assurance Testing 
In reliability-assurance  tests,  samples of integrated  circuits  from 
production  or  customer l o t s  are  subjected  to  stresses -- usually  greater  than 
those  stresses  that  the  IC's  will  encounter in normal  operation.  Mechanical, 
environmental,  and  operating-life  tests in a  typical  IC  reliability-assurance 
test  plan  are  shown  in  Table 5-2. It should  be  noted  that  many  reliability- 
assurance  test  plans  are  destructive,  that  is,  the  circuits  that  undergo  the 
tests  cannot  be  used  again.  Further  details  on  reliability-assurance  testing 
are  given in Section 6.3. 
Reliability-assurance  tests  are  costly  because  they  frequently  destroy 
the  units  tested  and  because  they  usually  take  a  great  deal of time to complete. 
The  latter  reason  is  also  disruptive o delivery  schedules,  as  well  as  being 
expensive.  Costs of reliability-assurance  plans  could  be  decreased  by  stand- 
ardizing  the  tests,  permitting  larger  sample  sizes  and  hence  greater  confidence 
In  test  results,  and  distributing  the  test  costs  across  several  customers. 
The  delivery-time  element of a  high-reliability  procurement  specification 
is  often  disregarded.  Frequently,  a  reliability  screen,  followed  by  performance 
and  assurance-test  schemes,  will  be  included in the  procurement  specifications. 
Examinat ion  or  Tes t  
Thermal  Shock ( g l a s s  s t r a i n )  
M o i s t u r e  r e s i s t a n c e  
Endpoints : (Same as subgroup 7) 
Shock 
V i b r a t i o n  f a t i g u e  
V i b r a t i o n  v a r i a b l e  f r e q u e n c y  
Cons tan t  acce le ra t ion  
Endpoint: (Same as  subgroup 7) 
Subgroup 3 
Termin a** 
S a l t  at- ( c o r r o s i o n )  
High t empera tu re  l i f e (nonopera t ing  
Endpoints:  (Same as subgroup  7) 
Steady state o p e r a t i o n  l i f e  
l a 2 S u b   r o u  4 
'Sub rou  5 
Subgroup 6 
Subgroup 7 
Endpoints:  D-C o u t p u t   l e v e l s  as 
i n d i c a t e d  o n  t h e  i n d i v i d u a l  d a t a  
s h e e t .  
TABLE 5-2 
INTEGRATED-CIRCUIT RELIABILITY ASSURANCE PLAN 
-r 
i l -S td -750  Method 
Con 
2066 
203 1 
1051 
1056 
1021 
2016 
2046 
2056 
2006 
2036  Cond. E 
1041 
1031 
1026 
1. t i o n s  
Spec i f i c  Cond i t ions  
Test Cond .B , T( High) = 1 c y c l e  
175OC 
" 
" 
5 B l O W S , X  , Y 1 , &  Y ,1,5000 
hsec  (TokaL 15  Bfows) 
20G (nonoperat ing)  
20,00OG,Xl,Y1,Y2 
3 l e a d s  a t  random 
" 
TA = 175OC 
TA 1250C4 
normal  operat ing Bias 
app l i ed  
60 c p s  s i n e  wave i n p u t  
LTPD 
20 
20 
20 
20 
20 
P=20 
A= 20 
- 
lax. 
kc .  
L 
5 
5 
5 
5 
5 
" 
" 
- 
r 
iymbol 
r 
Jni  t 
'Tests l i s t e d  i n  t h e s e  s u b g r o u p s  are c o n s i d e r e d  d e s t r u c t i v e .  
2 A t  t h e  c o n c l u s i o n  o f  t h e  t e s t i n g  i n  s u b g r o u p  4, t h e  d e v i c e  s h a l l  b e  examined f o r  e v i d e n c e  of mechanical  damage. 
3The d e v i c e  s h a l l  b e  examined  €o r  des t ruc t ive  co r ros ion  and i l l e g i b l e  m a r k i n g .  
41f t h e  n o r m a l  p o w e r  d i s s i p a t i o n  r e q u i r e m e n t s  o f  t h e  c i r c u i t  d o  n o t  e l e v a t e  t h e  j u n c t i o n  a b o v e  t h e  maximum r a t e d  
175OC c o n d i t i o n .  O t h e r w i s e  s p e c i a l  c o n s i d e r a t i o n s  m u s t  b e  t a k e n  f o r  e a c h  c i r c u i t .  
*For F l a t  Package:  Weight - 3 02.  
If the &reen i s  a t  a l l  non-standard, the tes t ing processes  cannot  begin unt i l  
a f t e r  the order i s  received. This  pushes the delivery date fa r  i n t o  the future .  
Also, s ince the ent i re  sequence of t e s t s  must be repeated i f  a l o t  fails ,  there  
i s  a good p o s s i b i l i t y   t h a t  a promised delivery date could be missed by a wide 
margin.  Table 5-3 out l ines  the in te r re la t ionships  of r e l i ab i l i t y ,  cos t ,  and 
delivery time. 
TABLE 5-3 
RELIABILITY/COST/DELlVERY TRADE-OFFS 
Test 
~~ 
Teg t 
Level* 
Power Burn-In I loo$? 
D r i f t  
High-Temperature 
100% Storage 
Sample 
Environmental Sample 
100% 
Hermetic Seal Sample 
100% 
*Sample = 30% or less. 
Additional 
cos t  
Moderate 
Moderate 
High 
LOW 
Low 
Low 
High 
LOW 
LOW 
t Normally. 
Normal Delay 
In  Del ivery Time 
Moderate 
Moderate 
Long 
Short 
Short 
Short 
Long 
Short 
Moderate 
" value  For 
R e l i a b i l i t y  
High 
Medium 
Medium 
LOW 
LOW 
Medium 
Medium 
High 
High 
5.4 INTEGRATED CIRCUIT PROCUREMENT 
5.4.1 Developing the I C  Specif icat ion 
Many types of analog and d i g i t a l  IC's are described by commercial specifica- 
t ions .  The system designer can frequently use these commercial devices  as  off- 
the-shelf items (i.e.,  without modification). However, i n  many programs 
the general  t rend has  been toward in-house specifications, .  especially for a new 
product.  In-house  specifications  can be simple,   consisting,  for example, of a 
burn-in requirement imposed on a commercial specif icat ion;  or  they may be complex, 
perhaps describing a custom-type c i r c u i t .  If the designer cannot use one of 
the standard commercial in tegra ted  c i rcu i t s ,  he must prepare a specif icat ion 
and submit it to  the  so l id-s ta te  indus t ry  for  pr ice  quota t ions .  This  procedure 
might involve the following steps: 
(1) The c i r c u i t  must  be analyzed to determine i f  i t  can be integrated by 
standard techniques, and whether i t  i s  t o  be monolithic, thin-film, 
or  hybr id .  These decisions often require close coordination between 
the device user and manufacturer. 
* M a t e r i a l  i n  t h i s  sect ion i s  abstracted from Motorola 's  Integrated Circuits 
Design  Course (1964). 
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The decision must be made whether to  specify parameters  in  a black-box 
or  specif ied-point  manner. The parameters discussed thus far are 
considered the former type, since they describe the sum of the individual  
components i n  t h e  I C  device. In some I C  appl ica t ions ,  the  charac te r i s t ics  
of one o r  more of the individual  components ( t r a n s i s t o r s ,  r e s i s t o r s )  a r e  
required by the  device  user ,  in  which case the specification must include 
specified-point  as  well  as  black-box  information.  Generally, however, 
IC's requiring specified-point parameter descriptions do so on ly  fo r  a 
few components in  the  s i l i con  ch ip .  The black-box description i s  usually 
preferred by both vendor and user .  
The minimum number of t e s t s  needed to  descr ibe  the  I C  adequately must be 
determined.  For  analog I C ' s ,  some parameter  tes ts  can  be qu i t e  compli- 
cated,. and should therefore be completely described in  the  spec i f ica t ion ,  
including test  parameters,  minimum and maximum limits, a schematic de- 
sc r ip t ion  of t h e  t e s t  c i r c u i t ,  t y p e s  of equipment to use,  and  waveform 
and component values. 
The specif icat ion should classify the var ious tes ts  according to  in-  
spect ion level .  These l eve l s  e s t ab l i sh  the  number of IC's t o  be tested 
in  var ious  cases .  Some tes t s  (e .g .  , screens) must be imposed on every 
I C .  Other t e s t s  may be concerned with noncri t ical  but  s t i l l  important 
parameters, i n  which case tes t ing can be conducted on a sampling bas is .  
Careful confideration should be given to which t e s t s  a r e  t o  be performed 
on a 100% inspect ion level ,  s ince tes t ing adds substant ia l ly  to  the cost  
of I C  devices. 
Schematic and log ic  diagrams (if applicable)  should be included. The 
schematic should indicate only the basic function, not the parasitics. 
The package configuration should be presented, i t s  dimensions having 
wide enough t o l e r a n c e s  t o  f a c i l i t a t e  t h e  s e l e c t i o n  of a l t e rna te  manu- 
f acturing  sources. 
5.4.2 I C  Avai lab i l i ty  
The dec is ion  to  use  one device rather than another or t o  use custom design 
rather  than off- the-shelf  products  will depend upon the designer 's  judgment and 
i n  most cases will be subjective -- espec ia l ly  when devices are being compared 
that have not yet been manufactured. This  may often be the case because of 
rapid changes that a r e  taking p lace  in  I C  technology. 
It i s  e a s i e r  t o  be object ive when electr ical  parameters  are  tabulated on a 
specif icat ion sheet  than it i s  when predicted parameters are being compared. In  
trying to validate predicted performance, the engineer must r e l y  on such sub- 
ject ive aspects  as  the manufacturer ' s  reputat ion,  past  performance,  and what  he 
expects as a reasonable advance in the near future. The degree of subjec t iv i ty  
can  be  reduced  if  a  tabulation of important  parameters  relating  to  each  possible 
IC is made. A tabulation of this  type  would  usually  compare  only  actual or pre- 
dicted  electrical  parameters.  Questions  concerning  past  performance  and  the 
possibilities  for  the  future  must  by  their  very  nature  be  somewhat  subjective; 
they  are  integrated  into  the final  decision  by  the  decision  maker. 
In the  tabulation,  it  is  possible  to  weigh  each  characteristic  considered or 
assume  that all  characteristics  are of .equal  importance.  Usually  one or two 
characteristics  will  be  more.  important than  the  rest;  and  the  ultimate  weighing 
will be  dependent upon  the  specific  application  and  its  constraints. 
In any  comparison of specified  parameters,  care  must  be  used  when  devices  made 
by  different  manufacturers  are  involved.  Often  characteristics  that  are  ostensibly 
identical  are  defined  differently or measured  under  different  test  conditions or 
test-circuit  configurations. 
5.4.3 IC Interchangeability 
Although  a  study of Volume 2 of this  handbook  might  lead  the  reader  to 
believe  that  many  available IC devices  are  interchangeable,  this not  the case. 
A  good  general  rule is to  design  with a single family of IC devices  from  a  single 
manufacturer  unless it is defintely known  that  another  manufacturer is a  compatible 
second  source. 
5.5 THE  NASA "HI REL" PROCUREMENT'PROGRAM 
The NASA Microelectronics  Subcommittee is developing  a  reliability  program 
in which  a  system of carefully  defined  surveys,  specifications,  tests,  and  data 
exchange  methods  will  give  NASA  and  its  system  contractors  information on qualified 
sources of supply  for  reliable  microelectronic  components.  A  series of documents, 
specifications,  and  handbooks  defining  NASA I s  approach  to  microelectronic-  reli- 
ability will result  from  this  program.  Microelectronic  procurement  can  then be 
expedited,  duplication of effort  and  cost  can  be  reduced,  and  high  confidence in 
the  reliability of the  qualified  products  can  be  achieved. 
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RELIABILITY AND 
PHYSICS OF FAILURE 
S I X  
The r e l i a b i l i t y  of any par t icu lar  device  is dependent upon the  qua l i t y  of 
materials and the manufacturing process, design, operational requirements, the 
type and l e v e l  of tes t ing ( including screening) ,  and t h e  a b i l i t y  t o  perform 
fa i lu re  ana lys i s .  Each of these f a c e t s  a f f e c t  u l t i m a t e  r e l i a b i l i t y  and are 
inseparable. However, it will be necessary to discuss each individually here.  
Design, tes t ing ,  and spec i f ica t ion  were discussed i n  .previous chapters. 
T h i s  chapter deals primarily with physics-of-failure concepts and r e l i a b i l i t y .  
khi le  each topic  i s  important, the concepts and data presented i n  Chapter 4 on 
t e s t i n g  a r e  p a r t i c u l a r l y  germane t o  f a i l u r e  a n a l y s i s  and r e l i a b i l i t y .  
I n   f a c t ,   t e s t i n g  i s  i n  competition with f a i l u r e   a n a l y s i s   f o r   r e l i a b i l i t y  
v e r i f i c a t i o n  and prediction. Components and devices  as  received from the 
manufacturer represent a s e t  with e s s e n t i a l l y  two subsets, namely, those components 
or devices which will opera te  for  a required t ime interval  (reliable devices) 
and those which will f a i l  within the t ime interval  (unrel iable) .  Massive t e s t i n g  
has been and still i s  widely used to  separate  these subsets .  The extent  of t e s t i n g  
depends upon the  r equ i r ed  r e l i ab i l i t y  l eve l .  The philosophy, then, is t o  t e s t  
r e l i a b i l i t y  i n t o  t h e  system. 
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The other approach for obtaining reliable systems i s  based on failUre-analySlS 
techniques -- an approach that attempts to eliminate any mechanism of f a i l u r e  
and thus reduce subsequent failures.  It includes analysis of failed devices,  
l imi ted  tes t ing ,  and accelerated tes t ing.  
I n  theory, the fai lure-analysis  approach appears  to  be the most a t t r a c t i v e  
for  microelectronics  because of  the diff icul ty  of  obtaining val id  and s u f f i c i e n t  
t e s t  da t a .  Reasons f o r  t h e s e  d i f f i c u l t i e s  i n c l u d e  t h e  enormous number of micro- 
c i r cu i t s  ava i l ab le ,  the r e l a t i v e l y  low failure ra tes ,  which require  a large number 
of device tes t ing hours  to  achieve a reasonable confidence; the variety of 
manufacturers.and methods used t o  fabricate microcircuits;  and the expense of 
performing such tests. Yet t he re  a re  d i f f i cu l t i e s  a s soc ia t ed  with relying solely 
upon fa i lure  ana lys i s .  These include the v a l i d i t y  of accelerated tes t ing,  the 
timing and quantity of feedback data, competence and val idi ty  of  analysis ,  and 
the i n a b i l i t y  of the manufacturer to cont ro l  prec ise ly  every  s tep  in  the  manu- 
factur ing process  ( typical ly  300 t o  500 d is t inc t  opera t ions) .  
Some I C  users  be l ieve  tha t  fa l lure  mechanlshs are never permanently 
eliminated. When a p a r t i c u l a r  f a i l u r e  mechanism i s  i d e n t i f i e d  by the user 
and communicated to the  device manufacturer, the manufacturer tightens up 
h i s  processing to  e l iminate  the mechanism. However, the mechanism gradually 
reappears  as  the pressure is eased. 
In t eg ra t ed -c i r cu i t  r e l i ab i l i t y  da t a  a re  summarized i n  S e c t i o n  6.4. They 
show a wide range i n  f a i l u r e  r a t e s  for di f fe ren t  systems and d i f fe ren t  
preconditioning. These data are intended to provide general  information and 
indicate  the range of failure rates currently being reported.  The use of 
absolute numbers i s  meaningless without knowledge of the type and l e v e l  of 
fresting, the precanditioning allowed, and the extent,  if any, t o  which the 
data  were purged. 
When such numbers obtained from this o r  similar t abula t ions  or  from the  
manufacturer are the best informatLon that i s  ava i l ab le  to  the  use r ,  he should 
approach them with caution. Such numbers may be manipulated* a t  will, t o  provide 
seemingly concrete data to  ve r i fy  p red ic t ed  dev ice  f a i lu re  r a t e s .  
6,1 SYSTEM  RELIABILITY  IMPROVEMENT 
The po ten t i a l  fo r  improved system r e l i a b i l i t y  o f f e r e d  by semiconductor 
integrated circui ts  has  been a major f a c t o r   i n   t h e  widespread introduction of 
microelectronics into aerospace programs. The e f f e c t  of the microelectronic 
device on interconnections,  resistance to environment, manufacturing, t e s t ,  
human fac tors ,  and system design wlll cont r ibu te  grea t ly  to  improved 
*For example, see J.B. Brauer, "The Numbers Game - Wins?", IEEE/ASQC R e l i a b i l i t y  
Symposium2 IJashington, D.C. , 1967. 
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system  reliability.  Investigations  by  both  Government  and  industry  indicate  that 
the  following  system  improvements  will  be  achieved  through  the  use of 
microelectronics: - Reduction in the  number of Improved  testing  techniques 
individual  parts  and  connections Fewer  circuit  configurations 
Improved  intraconnection  and 
interconnection  techniques * Fewer  types of environmental effects . Increased  resistance  to  environment . More  effective  use of redundancy 
Improved  design  techniques 
Improved manufacturing processes - Lower power consumption (in 
many  cases) 
6.1.1 Reduction in the  Number o f  Parts  and  Connections 
The  reduction in the  number of individual  parts,  with  the  attendant  reduction' 
in the  number of interconnections,  contributes  substantLally  to  system  reli- 
ability  improvement. 
The  reliability of a  conventional  circuit  (nonredundant ) is predicted on 
the  basis of the  failure  rates of  its  constituent  parts.  Generally,  the  lower 
the  complexity  level,  the  higher  the  reliability. For example,  the  failure 
rate of a  particular  NAND  gate in discrete form is the  sum of the  failure  rates 
of its 34 component's (13 resistors, 7 capacitors,  and 17 transistors)  and 215 
InterCOnneCtiOnS. A monolithic  integrated  circuit  performing  the  same  circuit 
function has one  failure  rate,  which is lower  than  the sum of 5he  transistor 
failure  rates.  Thus  system  reliability  improves in proportion  to  the  complexity 
of the  discrete  circuit  being  replaced  by an integrated  circuit. 
6.1.2 Improved  Connection  Techniques 
Connections  will  be  considered  herein as either  intraconnections  (conductors 
and  connections  within  the  integrated  circuit or its  discrete  equivalent) or 
interconnections  (conductors  and  connections  that  provide  electrical  continuity 
between  the  circuit  and  the  outside  world). 
6.1.2.1 Intraconnections 
The  integrated  circuit  usually  has  less  than  half  the  number of  intraconnec- 
tions  required  by  its  discrete  equivalent. In addition,  the  quality of the 
integrated-circuit  intraconnections is superior  to  that of the  discrete-circuit 
intraconnections. Two types of intraconnections  must  be  considered:  the  highly 
reliable  aluminum  evaporation  intraconnection  and  the  intraconnection  resulting 
from  thermocompression  bonding. 
The  interface  resulting  from  the  deposition of a  conductor  on  a  compatible 
surface  under  ideal  conditions i virtually  equivalent  to  a  continuous  conductor. 
A failure  within  such  an  interface is highly  unlikely  in  an  operating  device  if 
strict  process,control  is  maintained  during  the  deposition  phase  (see  Failure 
Modes  and  Mechanisms). 
Unfortunately,  the  current s.tate of the  art  limits  thin-film  technology 
(used f o r  the  aluminum  evaporation) to a uniform,  smooth  surface.  Therefore, 
leads  from  the  silicon  chip  to  the  package  leads  must  be  connected y another 
method,  usually  thermal-compression  bonding.  While  this  process i  far from 
being  perfected, it  has  been i use in transistor  fabrication f o r  several  years. 
Thermocompression  bonds  have  no  known  failure  mechansims  when  compatible 
materials  are  being  bonded  in an ideal  environment,  a  circumstance  that  does 
not  appear  practical  at  the  present.  However,  industry  is  making  a  determined 
effort  to  minimize  the  failure  mechanisms  that  occur  in  the  absence  of  such 
favorable  conditions. 
6.1.2.2 Interconnections 
The  quality  of  interconnections  will  also  improve  with  the  increased  use  of 
microelectronics.  The  importance of interconnection  reliability  can  be  seen  if 
it, is assumed  that  each  integrated  circuit  with 10 leads  will  involve  about 100 
interconnections. So that  the  interconnections  will  not  experience  more  failures- 
than  the  devices,  each  interconnection  must  exhibit  a  failure  rate  at  least 
two  orders of magnitude  lower  than  that of  an  integrated  circuit.  In  other  words, 
there  is  a  distinct  possibility  that  interconnections,  rather  than  microelec- 
tronic  devices,  will  be  the  major  cause  of  unreliability  in  future  systems.  The 
importance of interconnection  reliability  in  microelectronic  systems  makes  it 
essential  that  industry  devote  considerably  more  attention  to  methods for improving 
reliability  in  this  area. 
Because of the small  size  and  large  number of leads of the  integrated 
circuit,  it  is  frequently  advisable  to  use  a  multilayer  etched-circuitry  inter- 
connection  technique.  The  multilayer  approach  can  provide  a  high  level of 
reliability  if  careful  design  and  stringent  process  controls  are  exercised. 
The  conventional  circuit  may  include  evaporated,  thermocompression,  welded, 
crimped,  and  soldered  connections -- involving  a  number  of  different  materials 
with  different  thermal-expansion,  solid-state  stress-strength,  chemical,  and 
manufacturing  characteristics.  This  variance in characteristics  leads to-uncer- 
tainties  in  design,  and in lower  reliability  than  experienced  in  microelectronic 
systems,  which  require  fewer  connection  techniques. 
6.1.3 Increased  Resistance  to  Environment 
The  integrated  circuit  offers  greater  resistance  to  its  environment, 
primarily  because of its  small  mass  and  size.  It  is  less  susceptible  to  forces 
of acceleration, i.e., shock  and  vibration;  shielding  from  radiation,  heat, 
etc.,  is not  as  great  a problem.* Hermetic  sealing  reduces  corrosion. 
*However,  as  discussed in Chapter 5, small-size  and  encapsulation  present  some 
particular  problems  also. 
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6.1.4 Improved  Design 
It i s  o f t e n  s a i d  t h a t  most fa i lures  exper ienced  in  sys tem opera t ion  were 
designed into the system. In other words, a s ign i f i can t  po r t ion  of p o t e n t i a l  
system unrel iabi l i ty  can be avoided by careful design. If t h i s  i s  t rue,  the 
e f f e c t  of microelectronics on system design may well be the "dark horse" key 
t o  sys tem re l iab i l i ty .  
A t  the  c i rcu i t  l eve l ,  the  l ike l ihood of  improved design i s  obvious. Trained 
c i rcu i t  des igners  a re  respons ib le  for  the  des ign  of each circui t .  Since the 
economics of the circui t  manufacturer  depends on a large-volume market, he is 
w i l l i n g   t o  spend. considerable time and effor t  proving the design of each  c i rcu i t  
t o   p r o t e c t  h i s  investment. 
Not so obvious i s  the impact of  t he  in t eg ra t ed  c i r cu i t  on system design 
and, consequently, on system re l iab i l i ty .  Microe lec t ronics  in  sys tem des ign  of fers  
the following advantages, which d i r e c t l y  or i nd i r ec t ly  in f luence  r e l i ab i l i t y :  
The design engineer has a wider Job scope because of the a v a i l a b i l i t y  
of large building blocks: For the design of a given function, fewer 
engineers are required.  This in turn reduces the comunications 
problem,  which s h o u l d  r e s u l t  i n  improved r e l i a b i l i t y .  (An example of 
the ef fec t  o f  us ing  la rger  bu i ld ing  b locks  i s  a ground checkout computer 
recently redesigned by an organization in  the  aerospace  indus t ry .  
The or iginal ,  d iscrete  vers ion contained 26,000 parts; the microelec- 
t ron ic  vers ion  of the  same computer contained 3000 par t s .  If the  
miCrOeleCtrOniC design were converted back t o  a d i scre te  vers ion  on 
a part-for-part  basis,  the r e s u l t i n g  d i s c r e t e  computer would contain 
about 12,000 p a r t s  -- a better-than-50$ reduction from the number of 
p a r t s  i n  the or ig ina l  computer. Designers engaged i n  t h i s  pro jec t  
said that  because two systems designers using microelectronics could 
replace the ten designers  required by the or iginal  discrete  approach,  
they were able to  f ind  func t ions  that could be combined i n  a s ingle  
c i rcu i t ,  d ras t ica l ly  reduce  in te r fac ing ,  and condense other functions.)  
The designer has more t ime available to concentrate on p o t e n t i a l  
r e l i a b i l i t y  problems because design begins a t  t h e  c i r c u i t  l e v e l .  
Designers need t o  be f a m i l i a r  with the idiosyncrasies of a few 
d l f f e ren t  c i r cu i t s  a s  compared with 500 t o  600 device character- 
i s t i c s ,  which should lower the probability of misapplication. 
In tegra ted  c i rcu i t s  encourage the m a x i m u m  use of digi ta l  design,  which 
VI1111 usual ly  improve system r e l i a b i l i t y  by minimizing the number of 
out-of- tolerance fai lures .  
6.1.5 Improved Manufacturing 
From a manufacturing viewpoint,  the reliabil i ty of a pa r t  is  proportional 
to  the  cont inui ty  of production and the s implici ty  of the  par t ' s  cons t ruc t ion .  
The manufacture of an  in tegra ted  c i rcu i t  can be considered as two operations:  
pre-assembly and assembly. In  the  pre-assembly portion -- i .e . ,  mater ia l  
preparation, masking, and d i f fus ion  -- the manufacturer, by necessity dependent 
on yield,  must constantly improve  and  monitor his process control. Since the 
r e l i a b i l i t y  of an integrated circui t  depends on process control, the manufacturer 
i s  a l so  obl iga ted  to  improve  and  monitor r e l i a b i l i t y .  I n  t h e  assembly port ion 
of the operation, i .e. ,  when the  s i l i con  ch ip  i s  mounted i n  a package and leads 
a re  made to  the outs ide world,  s implici ty  i s  the byword. A s  in  the case of 
t r a n s i s t o r  assembly, automation or semi-automation will become  commonplace. 
In the manufacture of a d i s c r e t e  c i r c u i t ,  many suppl iers  have a role ,  but  
only the circui t  designer  i s  directly responsible to the customer.  In the case 
of the  in tegra ted  c i rcu i t ,  a single manufacturer i s  responsible for accepting 
raw mater ia l ,  p rocess ing  the  en t i re  c i rcu i t ,  and assuring that  the completed 
c i r c u i t  performs i n  accordance with the  spec i f ica t ions .  Thus the s ingle  
integrated-circuit manufacturer is be t te r  ab le  to  coord ina te  and control  the 
f ac to r s  t ha t  may i n f l u e n c e  c i r c u i t  r e l i a b i l i t y .  
It i s  general ly  acknowledged tha t  process  cont ro l  i s  the key t o  r e l i a b i l i t y .  
Since the number of processes represented by an integrated circui t  i s  f a r  s m a l l e r  
than the number involved i n  a conventional circuit ,  a given degree of control  
on these  re la t ive ly  few p rocesses  r e su l t s  i n  a much higher  effect ive control  of 
processes and t h u s  i n  h i g h e r  r e l i a b i l i t y .  When the different processes are 
t o t a l e d  f o r  a complete system, the  re la t ive ly  few processes required for 
microelectronics w i l l  have a ve ry  s ign i f i can t  e f f ec t  on t h e  r e l i a b i l i t y .  
6.1.6 Improved Testing  Techniques 
Since the integrated circuit  i s  more  complex than the t ransis tor ,  more e f f o r t  
i s  expended on funct ional  tes t ing before  the circui t  leaves the manufacturer .  
While testing alone does rot improve r e l i a b i l i t y ,  i t  does strengthen quality 
control,  as evidenced in both increased failure-free operation and improved 
process controls.  
General ly ,  qual i f icat ion tes t ing of in tegra ted  c i rcu i t s  i s  more s t r ingent  
than that of the i r  d i scre te  counterpar t s ;  tha t  is ,  the  tes t ing  i s  concentrated 
a t  t h e  c i r c u i t  l e v e l  r a t h e r  t h a n  a t  t h e  component leve l ,  making t h e  t e s t  r e s u l t s  
more meaningful. 
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At the  system  manufacturer's  facility,  incoming  inspection  is  simplified 
because  the  quantity  and  variety of parts  to be  tested is  reduced.  After  the 
system  prototype  is  completed,  the  "debugging"  test  is  simplified  if  integrated 
circuits  ar8  used. (In one  case,  test  time  was  reduced  from six months  to two 
vreeks  by  microelectronic  design. ) 
System  performance  evaluation  by  the  user  is  also  easier  because of the 
greater  simplicity of system  design.  Built-in  test and fault-isolation  techniques 
are  more  productive in microelectronic  systems,  resulting  in  higher  mission  reli- 
ability. 
6.1.7 Fewer  Circuit  Configurations 
The  variety of circuit  configurations  employed in  a single  microelectronic 
system  will be  quite  small  compared with  that of a discrete-component  system. 
The  causes of unreliability  can  therefore  be  more  easily  predicted and prevented. 
Other  reliability  influences  enhanced  by  the  reduced  circuit  variety  include  human 
factors  and  system  design. 
6.1.8 Fewer Types of Environmental  Effects 
Excessive  drift  is a major  factor in the  failures of discrete  systems. 
Designing to a single  network's  drift  characteristics  is  considerably  less  complex 
than  designing to the  many  drift  characteristics of various  transistors,  diodes, 
resistors,  and  capacitors  made of many  different  materials -- as is  necessary 
with  discrete-component  circuits. 
The  ease of matching  characteristics  such  as  temperature  coefficients of 
integrated-circuit  elements  can  also  be  used to reduce  the  effects of environmental 
changes. 
6.1.9 More  Effective  Use of Redundancy  Techniques 
The  reduction in weight,  volume,  and  cost  associated  with  integrated  circuits 
makes  the  use of redundancy  practical  even  at  the  circuit-element  level.  The 
application of various forms of redundancy, e.g., circuit o r  functional,  majority 
voting  logic,  and  adaptive  techniques,  has  started  only  recently,  since  micro- 
electronics  has  become  an  accepted  technology. For a more  comprehensive  discussion 
on redundancy,  see  Section 3.8. 
6.1.10 Lower Pour.er Consumption 
The  low  power  requirements of the  typical  integrated  circuit  frequently 
allow  minimum  electrical  stresses  to  be  imposed  on  the  microelectronic  system. 
Since  reliability  is  inversely  proportional to stress,  an  increase in reliability 
is  expected  when  the  integrated  circuits  are  used  within  specification. 
6.2 FAILURE MODES AHD MECHAHISMS 
The f a i l u r e  modes and mechanisms o f  i n t eg ra t ed  c i r cu i t s  a r e  similar t o  t hose  
of  t ransis tors ,  but ,  as would' be expected, the dis t r ibut ion of  these modes and 
mechanisms i s  d i f fe ren t .  The fai lure-mode dis t r ibut ion of i n t e g r a t e d  c i r c u i t s  
differs according to manufacturer, device type, and even l o t .  
The failure-mode distribution and prevalence of occurrence for two consecutive 
months as determined by a device user were: 
Month A (127 I C  Fa i lures )  Month B (108 I C  Fa i lures )  
Devices mismarked 3% Devices mismarked 40% 
Elec t r ica l ly   overs t ressed  18% Elec t r ica l ly   overs t ressed  24% 
Bad bonds  37% Bad bonds 18% 
Good devices 14% Good devices 6% 
Other Other 
While t h i s  characterization of failures i s  so g e n e r a l  a s  t o  seem useless,  it 
does point out that many f a i l u r e s  have l i t t l e  r e l a t i o n s h i p  t o  t h e  m a t e r i a l s  o r  
processes used i n  f a b r i c a t i n g  the s i l i c o n  c i r c u i t  i tself .  Many f a i l u r e s  a r e  
associated with packaging the die (i.e.,mismarking and bonding) and t e s t i n g  and 
handling the packaged device. Typically, bulk and surface defects  associated 
with the s i l i c o n  die represent  less  than  30 percent of a l l  f a i l u r e s  and may be 
l e s s  t h a n  10 percent. Mechanical defects associated with bonding (chip and pads), 
handling, encapsulating, and marking are respons ib le  for  the preponderance of 
I C  failures. 
Table 6-1 i s  a compilation of defects that  are typically found in  In t eg ra t ed  
c i r c u i t s .  As used i n  t h e  t a b l e ,  f a i l u r e  mode i s  an electr ical  or  mechanical  
manifestation of a f a i l u r e ;  it i s  the  p a r t i c u l a r  manner i n  which fa i lure  occurs  
and i s  independent of  why fa i lure  occurred.  Examples o f  f a i lu re  modes a re  open 
metalizations or shorted lead wires.  Failure mechanism i s  the fundamental 
physical  or chemical process responsible for a pa r t i cu la r  f a i lu re  mode. It i s  
the explanation of the physical and chemical changes leading t o  a f a i l u r e .  
The f a i l u r e  mechanism associated with open metalization might be a scratch.  
The manufacturer should analyze the device design t o  de te rmine  c r i t i ca l  
f a i lu re  a reas  and remove suscep t ib i l i t y  t o  such  f a i lu re s .  Each assumed f a i l u r e  
point should be ca tegor ized  as  to  i t s  probable effect  on performance. 
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TABLE 6-1 
TYPICAL MICROCIRCUIT DEFECTS 
Leliability-Influencing 
Point at- Which a 
rariable i s  Introduced 
Fai lure  I-Iechanism Fai lure  1-Iode Failure Detection Method 
f a u l t s  
Dislocations and stacking Degradation of junction 
chrac te r i s t ics  
I n i t i a l  e l e c t r i c a l  
tes t ;  operat ional-  
life t e s t s  
Nonuniform r e s i s t i v i t y  Unpredictable 
component values 
Improper e l e c t r i c a l  
performance and/or 
shorts,  opens,  etc. 
I n i t i a l  e l e c t r i c a l  
t e s t  
I n i t i a l  e l e c t r i c a l  
l i f e   t e s t s  
test;   operational-  
I r regular  surface 
;lice Preparation 
Cracks,  chips,  scratches 
(general handling damage) 
Initial e l e c t r i c a l  
test; visual (pre-cap); 
thermal cycling 
Dpens, possible shorts 
i n  subsequent 
metalization 
Degradation of junction 
charac te r i s t ics  
Contamination Visual  (pre-cap); 
thermal cycling; high- 
reverse  bias  
temperature storage; 
High-temperature 
cycling; high-voltage 
storage;  thermal 
test;   operating-life 
test;visual (pre-cap) 
Cracks and pin holes Elec t r ica l  breakdown i n  
oxide layer between 
metalization and substrate; 
shor t s  caused by fau l ty  
oxide  diffusion mask 
Passivation I 
Nonuniform thickness Low breakdown and 
increased leakage i n   t h e  
oxide layer 
High-temperature 
storage;  thermal 
cycling;  high-voltage 
tes t ;  opera t ing- l i fe  
test;visual (pre-cap) 
visual  (pre-cap); 
i n i t i a l   e l e c t r i c a l  
t e s t  
visual  (pre-cap); 
i n i t i a l   e l e c t r i c a l  
t e s t  
Opens and/or shorts Scratches, nicks, 
blemishes i n   t h e  photo 
mask 
14isalignment Opens and/or shor t s  
'Tasking 
r e s i s t   p a t t e r n s  ( l ine  
I r r e g u l a r i t i e s  in photo- 
widths, spaces, pinholes) 
Performance degradation 
caused by parameter d r i f t ,  
opens, or  shorts  
visual  (pre-cap); 
in i t ia l  e l e c t r i c a l  
t e s t  
Improper removal of oxide Opens and/or shorts  or  
in te rmi t ten ts  
visual (pre-cap); 
in i t ia l  e l e c t r i c a l  
t es t ;  opera t iona l - l i fe  
t e s t  
Visual  (pre-cap); 
i n i t i a l   e l e c t r i c a l  
~ tes t  
~ 
metalization 
Shorts and/or opens i n  Undercutting 
Potent ia l  shorts  visual  (pre-cap); 
thermal cycling; high- 
temperature  storage; 
ope ra t iona l - l i f e  t e s t  
Low breakdown; increased 
ini t ia l  e l e c t r i c a l  leakage 
Visual  (pre-cap); 
test; thermal cycling; 
high-temperature 
l i f e  t e s t ;  r e v e r s e  biaf 
storage; operational- 
Spotting (etch splash) 
Etching 
Contamination (photo- 
r e s i s t ,  chemical residue) 
Improper control  of 
doping profiles Diffusions 
ac t ive  components 
and faulty passive and 
l i f e  t e s t ;  i n i t i a l  
cycling;  operational- 
e l e c t r i c a l   t e s t  
(continued) 
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TABLE 6-1 [continued) 
Failure Detection 
Method Reliabilltg-Influencing 
Point a t  .Ifhlch a 
Fai lure  !.Iode Fai lure  Mechanism 
Scratched or smeared 
metalization (handling 
damage 1 
Thin  metalization due 
to  insuf f ic ien t  depos i -  
t i on   o r   ox ide   s t eps  
Oxide contamination; 
material  incompatibil i ty 
residue) 
Corrosion (chemical 
Misalignment and 
contaminated contact 
a reas  
Improper a l loying 
temperature or time 
Improper die separation 
r e s u l t i n g   i n  cracked or 
chipped dice 
Voids between header 
and die 
Overspreading and/or 
loose p a r t i c l e s  of 
eutect ic  solder  
Poor die-to-header 
bond 
Material mismatch 
Overbonding and 
underbonding 
!-!aterial incompatibility 
or contaminated bonding 
pad 
Plague formation 
Insuff ic ient  bonding- 
pad area or spacings 
Improper bonding 
procedure or  control  
near  short 8 
Opens, near opens, shorts, Visual  (pre-cap); 
thermal cycling; 
opera t iona l - l i fe  tes t  
Initial e l e c t r i c a l   t e s  
operational-l ife test;  
thermal cycling 
High-temperature 
storage; thermal 
Opens and/or hlgh- 
resistance IntraconnectionE 
Open metalization due t o  
poor adhesion 
cycling;  operational- 
l i f e   t e s t  
Opens In  metalization 
high-temperature 
Visual  (pre-cap); 
cycling;  operational- 
storage;  thermal 
l i f e   t e s t  
High contact  resistance  Visual  (pre-cap); 
o r  opens Initial e lec t r ica l   t es i  
high-temperature 
cycling;  operational - storage;  thermal 
l i f e  t e s t  
Open metalization, poor Initial e l e c t r i c a l -  
adhesion, or shorts t e s t ;  Ngh-tempera- 
ture storage; thermal 
l i f e   t e s t s  
cycling;  operational- 
Opens and poten t ia l  
opens 
V i s u a l  (pre-cap); 
thermal cycling; vibra. 
tion; mechanical shock; 
thermal shock 
IX-ray; operational-lift 
acceleration, mechanice 
shock; vibrat ion 
'Visual  (pre-cap); X - r q  
:monitored vibration; 
monitored shock 
8 .  
caused by overheating 
Performance degradation 
Shorts  or  intermit tent  
shorts  
Cracked or l i f t e d   d i e  Visual  (pre-cap); 
vibrat ion 
acceleration;  shock, 
~~~~ 
Lifted o r  cracked die Thermal cycling; high- 
temperature storage; 
accelerat ion 
Wire weakened and breaks 
or i s  intermit tent ;  
l i f t e d  bond; open 
Lifted lead bond 
Acceleration; shock; 
vibrat ion 
Thermal cycling; high- 
temperature storage; 
acceleration, shock, 
vibrat ion 
High-temperature 
storage : thermal 
cycling; acceleration 
shock, vibrat ion 
Open bonds 
Dpens or shorted bonds Operat ional- l i fe  tes t ;  
vibration; visual 
acceleration, shock, 
(pre-cap) 
Visual  (pre-cap); 
in i t ia l  e l e c t r i c a l  
test;  acceleration, 
shock, vibrat ion 
3pens, shorts,   or 
intermittent operation 
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TABLE 6-1 [continued] 
ie l iabi l i ty-Inf luencing 
Point at  Flhich a 
lar iable  is Introduced 
Failure Detection 
I-lethod 
Visual  (pre-cap); 
initial e l e c t r i c a l   t e s l  
Fai lure  Mode 'Fa i lure  Islechanism 
Improper bond alignment Opens and/or shorts ,lire Bonding 
[continued) 
Cracked or chipped die Open visual (pre-cap); high. 
temperature storage; 
thermal cycling; 
acceleration, shock, 
vibrat ion 
Ekcessive  loops , sags , 
or   l ead   length  
Shorts to case,  subatrate,  
or  other  leads 
visual (pre-cap); X-raJ 
v ibra t ion  
acceleration,  shock, 
Nicks, cu ts  , and 
abrasions on leads 
v i s u a l  (pre-cap); 
accelerat ion,  shock, 
vibrat ion 
Broken leads causing 
opens o r  shor t s  
Unremoved p i g t a i l s  Shor t s  or  in te rmi t ten t  
shor t s  
Visual  (pre-cap); 
acceleration,  shock, 
vibration; X-ray 
~~ 
Final Seal 
Poor hermetic seal  
~~ 
Performance degration; 
sho r t s   o r  opens caused by 
moisture 
chemical corrosion or 
~~~ 
Leak t e s t s  
~~ 
Incorrect  atmosphere 
sealed i n  package 
Performance degradation 
caused by inversion and 
channeling 
Operat ional- l i fe  tes t ;  
reverse bias; high- 
thermal cycling 
temperature storage, 
~~ 
Open c i r c u i t  V i s u a l ;  l ead  fa t igue  
t e s t s  
Leak test;- e l e c t r i c a l  
test; high-temperature 
storage;  thermal 
Broken or   bent   external  
leads  
Cracks, voids i n  kovar- 
to -g lass  sea ls  the metalization caused 
Shorts and/or opens i n  
by a leak 
cycll& high-voltage 
test 
Intermit tent  shorts  Low-voltage t e s t  
metals or  metal l ic  
Elec t ro ly t ic  growth of 
compounds across glass 
s e a l s  between leads  or  
between leads and metal 
case 
Loose conducting 
p a r t i c l e s   i n  package 
Intermit tent  shorts  
v1bration:X-ray; 
Acceleration; monitorec 
monitored shpck 
Improper m a r k l n g  Completely inoperative E lec t r i ca l  t ea t  
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6.2.1 General  Observations 
Cracked subs t r a t e s  a re  seen  in  r e l a t ive ly  h igh  numbers -- improper support 
i s  the most common cause. However, the bonding s t r e s s  l eve l s  ( t ime  and pressure)  
may also cause such defects.  Typically,  the bonding s t r e s s  l e v e l s  are automatically 
controlled; i f  they are properly addusted before each sh i f t ,  defects caused by 
improper s t r e s s  l e v e l s  and operator  error  can be minimized. 
Eutectic soldering may leave ridges that do not provide a proper support 
f o r  the die. Such r idges may cause  cracking  during wire bonding. Oxide films 
a t  the so lder  in te r faces  a l so  a f fec t  die-bond i n t e g r i t y .  
Many mask flaws are seen ,  e spec ia l ly  in  the  ep i t ax ia l  r eg ion  around the 
emitter.  If the emit ter  region i s  misaligned, the metalization window of the  
base will part ly  cover  the emitter region. Misalignment may also cause shorts  
when wires  a re  bonded t o   t h e  pad. 
Oxide-layer defects are not as prevalent  as  they were a few years ago. 
Some of the improvement i s  no doubt due t o  the use of double photoresist. 
Accidental  etchant spotting i s  seen frequently. T h i s  r e s u l t s  i n  a hole 
or near-hole in  the  ox ide .  Such defects are usually t ime/voltage dependent and 
r e su l t  i n  an  even tua l  sho r t  if a me ta l i zed  a rea  l i e s  ove r  t he  f au l t .  Fa i lu re  
mechanisms of this type  a re  d i f f i cu l t  t o  de t ec t  du r ing  t e s t ing  and a f f e c t  t h e  
long-term r e l i a b i l i t y  of the device. 
Channeling i s  still seen but not as frequent ly  as i n  the past .  It i s  
dependent upon the metal izat ion path but  i s  essent ia l ly  an oxide problem. 
C lose ly  r e l a t ed  to  t h i s  f a i l u r e  mechanism i s  the  unwanted so l id  inc lus ion  of 
s i l icon  carb ide  on the surface or forming a p a r t  of the surface.  If such 
inclusions are near a junc t ion ,  the  resu l t  i s  a sof t  junct ion.  If a metalization 
covers the inclusion,  a s h o r t  c i r c u i t  is possible. 
Surprisingly,  incomplete  oxide  removal i s  uncommon.  When it i s  seen, it 
i s  usually manifested as a high-resistance ohmic contact. 
Oxide s t eps  a re  a problem; as IC's become  more complex (requir ing many 
more oxide steps on the same die) ,  such failure mechanisms may be c r i t i c a l .  
These steps cause material transport because of the thinness of the metalization 
a t  the step.  This i s  seen quite commonly. Unlike t o o l  marks that  cause  fa i lure  
immediately or have no serious effect ,  oxide-step failures are t ime dependent. 
The s teeper  the s tep,  the more ser ious the problem. Therefore, ohmic contact 
s t eps  a re  the  most vulnerable. A thicker  metal izat ion i s  not  necessar i ly  the 
so lu t ion  to  such  a problem because it introduces addi t ional  problems such a s  
a h ighe r  suscep t ib i l i t y  t o  p l ague  and peeling. A metalization thickness between 
6000 and 7000 A seems optimum. 
0 
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Misalignment of metal izat ions is common. Such defec ts  a l so  increase  the 
suscept ib i l i ty  to  invers ion  because  the  meta l iza t ion  is no t  i n  an  optimum place.  
Poor adhesion of metalization i s  s t i l l  seen but  not  as  f requent ly  as  it was a few 
years ago.  Poor adhesion i s  usual ly  due t o  poor cleaning of oxide surfaces 
before 'aluminum deposit ion or other   metal izat ion.  
Although plague problems still  occur, the i r  lower incidence recently i s  
due i n  la rge  par t  to  an  unders tanding  of t h e  mechanisms that cause plague. 
Improvements i n  process  control  affect ing bonding temperature and pressure, 
l idding temperature,  and stabil ization bake temperature have reduced the occurrence 
of these defects .  
Par t ic les  can  be introduced into the devlce any tine before lidding. One 
source of p a r t i c l e s  i s  the solder  used for  die  bonding. When t h e  die i s  attached 
t o  t h e  s u b s t r a t e  with a eu te t ic  so lder ,  an  oxide  may form that affects bond 
i n t e g r i t y .  To improve these bonds the die  i s  scrubbed against the header i n  
the pool of solder. Excess solder will ball  up around the edge of the die; 
each  par t ic le  so produced i s  a p o t e n t i a l  failure hazard. Lidding boats may a l s o  
in t roduce  par t ic les ,  espec ia l ly  i f  they are  made of graphite.  
Lead dress  i s  a serious and common r e l i a b i l i t y  problem and i s  almost 
entirely operator dependent.  Defects such as sagging, shorts,  or poor  cut t ing 
are seen frequently.  moper location of the bonding pads i s  important to proper 
lead  dress .  F i l l ing  the ins ide  of t h e  package to  e l iminate  such problems i s  not 
idea1,because such material introduces other problems. X-ray i s  an effective 
method of examining lead dress af ter  encapsulat ion,  but  some mater ia ls  (e.g., 
aluminum) are  t ransparent  to  X-rays. 
,Hermeticity failures are s t i l l  common. Lead bonding  and  package  handling 
can  in t roduce  f r ac tu res  in  the g l a s s  seals. If package leads  have not been 
properly heat-treated,  the lead  may break off from the  package. I n  a l l -  
aluminum systems, the leads  a re  gold  p la ted  and unless care i s  exercised i n  
processing, plague defects can be induced. 
Fa i lu re s  r e su l t i ng  from metal lurgical  defects cons t i tu te  the largest segment 
of i n t eg ra t ed -c i r cu i t  r e l i ab i l i t y  problems. Such defects include those caused 
by plague, aluminum intraconnection problems, overbonding, and underbonding. 
6.2.1.1 Plague 
Plague i s  a term used to  desc r ibe  a time-dependent formation of a chemical 
compound a t  semiconductor-metal or metal-metal contacts that increases contact 
res is tance and weakens bonds. It i s  one of the most s ignif icant  integrated-  
c i r c u i t  f a i l u r e  mechan2sms. Plague has been the subject of many detailed physics- 
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o f - f a i l u r e  s t u d i e s  ( n o t  a l l  Fn agreement) that  are beyond the scope of this 
chapter. 
(1 1 
The following types of plague are most commonly encountered: 
Purple  Plague. The time/temperature  formation of t he  gold-aluminum 
AUA12. (Some studles  argue  that  purple  plague i s  not  created 
during extended bakes a t  200°C or   l ess .  ) 
Black  Plague. The the- temperature  formation of the  te rnary  Au-Si-A1 
compound formed at about 300°C. The s i l i con  appa ren t ly  ac t s  a s  a cata-  
lyst. Figure 6-1 shows a device which failed because of black plague, 
causing opens i n  the narrow regions of the  interconnect  pat tern near  
t h e  b a l l  bonds. 
PJhite Plague. Aluminum hydroxide; 
S i lve r  Plague. Tin migration along the  bond wire. 
Periphery Plague. A s i t u a t i o n  i n  which a small amount of one o f  the  
plagues described above i s  present  and the  aluminum pad a rea  i s  too 
small. Normally neither condition alone would cause a fa i lure ,  bu t  
t o g e t h e r  t h e y  a r e  l i k e l y  t o  c r e a t e  a n  open. It i s  qui te  apparent  t h a t  
t he  bonding pads i n  Figure 6-2 are too small t o  accommodate the large 
b a l l  bond, an example of periphery plague. 
Plague is  genera l ly  the  resu l t  of a paorly control led bonding procedure and i s  
common t o  t h e  t r a n s i s t o r .  It often can be screened either by v isua l  inspec t ion  or  
by mechanical stress -- e.g. ,  by a high-l inear-accelerat ion tes t  af ter  the capping.  
6-2.1.2 Aluminum Intraconnection Problems 
Aluminum intraconnection problems include the following: 
(1) Poor  Adherence. The r e s u l t  of applying aluminum meta l iza t ion  to  a 
su r face  tha t  has not been properly cleaned to permit good a l loy ing  of  
COURTESY OF UNIVAC  COURTESY OF UNIVAC 
FIGURE 6-1 
OPEN CIRCUIT CAUSED BY BLACK PLAGUE 
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FIGURE 6-2 
OPEN CIRCUIT CAUSED BY PERIPHERY PLAGUE 
the  meta l iza t ion  to  the  s i l i con  oxide .  This  fa i lure  mechanism i s  
t r iggered by mechanical stress such as pulling, probing, or thermal 
shock. 
( 2 )  Overetched  Metalization. The r e s u l t  of etching  the  metal ized  intra-  
connection to the extent that  the conducting path is  too narrow t o  
carry required currents.  
(3) Electrolysis .  The r e s u l t  of the   inclusion of ionic   mater ia ls  on the 
surface of a device and the effect  these contaminants have on metali-  
za t ion  when a p o t e n t i a l  is applied. 
(4 )  Melted o r  Vaporized  Metalization.  Excessive  currents  can  cause  the 
metal ized intraconnect ion to  be vaporized or melted,  par t icular ly  
where the cross-sectional area is  reduced. This  reduction generally 
occurs where the metalization crosses an oxide cut.  
(5) Insuf f ic ien t  Aluminum Metalization - Insuf f ic ien t  th ickness  of the  
deposited aluminum conductor over the passivation oxide steps can make 
it d i f f i c u l t  t o  achieve  adequate  intraconnections. These s t e p s  r e s u l t  
from the windows t h a t  are etched through the oxide for diffusions and 
contacts.  The height of these s teps  also vary depending on the number 
of di f fus ion  and oxidation processes.  Thin plating across the steps 
may r e s u l t   i n  an open or a high resistance because of high current 
d e n s i t i e s  i n  the t h i n  l a y e r  of metal. Th i s  problem can be aggravated 
when elevated temperature combines with the heat of the high-current 
densi ty .  
Metalized leads must always be considerably thicker than the oxide 
s tep height  to  assure  cont inui ty  across  the s tep.  
Even when the metal izat ion is  considerably thicker than the s t e p  
height,  thin cross-overs occur i f  the s t e p  i s  very steep and the metal 
deposit ion is  d i rec t iona l .  This problem can be minimized by the use 
of multifilament metal-evaporation systems during deposition t o  assure 
an adequate nondirectional buildup of the deposited metal. Figure 6-3 
i l l u s t r a t e s  the type of di rec t iona l  meta l iza t ion  that r e s u l t s   i n  the 
f a i l u r e  modes discussed above. Figure 6-4 is  an example of the phenomenon. 
(6)  Other opens i n  A 1  Intraconneotions:  (a) Hydrated  alumina (A1203) 
that  has  formed at  diss imilar-metal  contacts  in  the presence of 
excessive moisture (may be formed at room temperatures but i s  
accelerated by power operation or baking); ( b )  hydrated alumina 
caused by f a u l t y  wash and dry techniques; and ( c )  aluminum corrosion 
a t  s c r a t c h e s .  
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FIGURE 6-3 
THIN METALIZATION CAUSED BY 
DIRECTIDHA1 DEPOSITION 
FIGURE 6-4 
THIN METALIZATION ON 
INTEGRATED CIRCUIT 
6.2.1.3 Overbondiq 
Overbonding,  resulting  from  excessive  temperature  or  pressure,  or  both, 
is a non-time-dependent failure mechanism.  Under  such  conditions,  Si02  pulls 
up,  causing  the  aluminum to peel  or  lift,  exposing  raw  silicon. A crack  in  the 
substrate,  resulting in a short  circuit,  may  also  be  caused  by  excessive  pressure. 
6.2.1.4 Underbonding 
Underbonding,  the resu l t  of insufficien%  temperature 3r pressure, or both, 
during  the  bonding  process,  is  another  non-time-dependent  failure  mode  that 
results in an inadequate  metallurgical  bond  between  the  gold and the  aluminum. 
This  failure  mode can be  triggered  by  mechanical  stressing. 
6.2.2 Surface  Effects 
Surface  effects  also  contribute  significantly  to  integrated-circuit 
unreliability.  Failure  mechanisms in this  category  include  the  following: 
pinholes  and  other  shorts  through  the  Si02,  corrosive  etching,  insulation  layers, 
ionic  surface  effects, loss of hermetic  integrity, and effects of environmental 
stresses. 
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6.2.2 .I. Pinholes 
One of the major surface-instabil i ty problems results from flaws in t h e  
passivation caused by def ic ienc ies  in  the  photores i s t  p rocess .  Breakdown 
or the  inclusion of f o r e i g n  p a r t i c l e s  i n  p h o t o r e s i s t  masks inh ib i t s  the  proper  
doping of the  s i l icon wafers ,  with t h e  r e s u l t  t h a t  columns of improperly doped 
mater ia l s  may appear i n  a c r i t i c a l  a r e a  of t he  in t eg ra t ed  c i r cu i t .  This type of 
flaw appears as a p inhole  in  the  sur face  of the  f in i shed  device  when examined 
under dark-field i l lumination; it permits  short ing between interconnecting films 
and other  port ions of t h e  c i r c u i t .  I n  the case of aluminum conductors; t he  
high-densi ty  current  resul t ing from the short  c i rcui t  causes  the aluminum t o  melt. 
T h i s  problem can be minimized by the use of addi t iona l  o r  more r ig id  process con- 
t r o l s   f o r  mask inspection, mask usage, dark-room dust,  and contamination. 
6.2.2.2  Other  Shorts Through the  Si02 
Other shorts from the aluminum meta l iza t ion  to  the  s i l i con  through the  
si l icon-dioxide are caused by entrapped impuri t ies  in  the SiOg o r  by the coat ing 
of the  Si02 with substances of poor d i e l e c t r i c  s t r e n g t h .  These a re  vol tage-  
dependent f a i l u r e  modes. 
Pinholes and the other shorts mentioned above general ly  can be detected 
during parameter testing. A p a r t i c u l a r  t e s t  f o r  p i n h o l e s  i s  the appl icat ion of  
over-vol tage to  the var ious diodes while  current  i s  s t r ingen t ly  l imi t ed .  Unfor- 
tunately,  complete shorting through the oxide does not always result .  Partial  
oxide damage i s  often not detectable (except possibly by infrared techniques) ;  
consequently, t h i s  f a i l u r e  mode can be classified as t ime-dependent.  
6.2.2.3  Corrosive  Etching 
Sur face  in s t ab i l i t y  can r e s u l t  from the residue of corrosive contaminants. 
Integrated-circuit  manufacturing techniques require the use of several  extremely 
ac t ive   e t chan t s .   Fa i lu re   t o  com- 
COURTESY OF UNIVAC p l e t e l y  remove these   e tchants  can 
r e s u l t  i n  open aluminum conductors, as 
i l l u s t r a t e d  i n  F i g u r e  6-5. Th i s  time- 
dependent f a i l u r e  mechanism is, of 
course, the result of inadequate pro- 
cess  control .  
6.2.2.4  Insulation  Layers 
The format ion  of  e lec t r ica l  
i n s u l a t i o n  ( d i e l e c t r i c )  l a y e r s  between 
the  aluminum film and t h e  s i l i c o n  
causes  an interface a t  the  window in 
the oxide.  This i s  t h e  r e s u l t  of Fl6URE 6-5 
OPEN CIRCUIT CAUSED BY CORROSION 
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fau l ty  oxide  removal at the windows. F a i l u r e s  o r  i n c i p i e n t  f a i l u r e s  of t h i s  type 
are most rapidly detected af ter  baking or  operat ion.  The d i e l ec t r i c  l aye r  can  
be broken through by microprobe pressure or voltage, temporarily healing the 
device; however, the unwanted insulat ion can be recreated by baking.  Therefore, 
t h i s  f a i l u r e  mode is  considered time-dependent. 
6.2.2.5  Surface  Effects 
His tor ica l ly ,  sur face  e f fec ts  have been one of the major  l imit ing factors  
i n  the r e l i a b i l i t y  of in tegra ted  c i rcu i t s .  Device fa i lures  such  as low-voltage 
breakdowns, high leakage cu r ren t s ,  i n s t ab i l i t y ,  and low gain can a l l  r e s u l t  
from sur face  e f fec ts .  Although  improvements in  surface passivat ion techniques 
have greatly reduced these problems i n  the last few years, some still  arise 
because of ion ic  e f fec ts  assoc ia ted  with the passivat ing layer .  
0,xide Ions on yr i n  th?  oxide 
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(c) Depletion Effects 
FIGURE 6-6 
EXAMPLES OF IOHlC SURFACE EFFECTS 
Posi t ive and negative impurity 
ions could exis t  (at the  s i l i con /  
s i l icon-dioxide interface,  in  the 
s i l icon  d ioxide ,  o r  on t h e  s i l i c o n  
dioxide surface),  become mobile, and 
migrate to selected areas  to form any 
of three phenonmena (Figure 6-6): 
inversion or channeling, excessive 
accumulation of impurit ies on s imi la r ly  
doped material, and depletion of nor- 
mal impurit ies,   Mobili ty and d i rec t ion  
of these ions i s  dependent on any o r  
a l l  of the following: concentration of 
ions,  resistance of the  s i l icon,  the 
applied field,  and ambient conditions 
outside the  oxide. 
These e f f e c t s  are time and temper- 
ature dependent, but they are of ten 
d i f f i c u l t  t o  d e t e c t .  Some e f f e c t s  
will not  appear  un t i l  after several  
hundred hours of o p e r a t i n g  l i f e  and 
of;hers only after severe stress- 
t e s t i n g  i s  performed. I n  some instances 
these e f f e c t s  will not appear i n  normal 
environments, but will appear when sub- 
jec ted  to  nuc lear  rad ia t ion .  
One in t e re s t ing  f ac t  abou t  i on ic  
su r face  e f f ec t s  i s  that they are usu- 
a l ly  reversable .  Some devices will 
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FIGURE 6-8  
ILLUSTRATION OF A SOFT 
BREAKDOWN CHARACTERISTIC 
and densest   passivat ing  layer   possible ,  
r ecove r   i n  a few minutes by heating 
t o  approximately 2OO0C without bTas. 
Th i s  temperature provides enough 
thermal energy to r ed i s t r ibu te  the 
ions to form a neutral   surf  ace 
Others require the addition of exter-  
n a l  f i e l d s  to produce neutral  surfaces .  
A c l a s s i c  example of a corrected sur- 
f a c e  e f f e c t  under ideal moisture and 
voltage conditions was the famous cor- 
r ec t ion  of a T e l s t a r   t r a n s i s t o r  mal- 
function. The Telstar  malfunction 
resu l ted  from exposure to nuclear 
rad ia t ion  whi le  in  orb i t .  
Some manufacturers use a "guard 
r ing" diffusion (Figure 6-7) t o  limit (. 
t he  e f f ec t  of channeling. The high- 
concentrat ion diffused r ing encircles  
the device, thereby preventing the 
channel from spreading. 
These time-dependent f a i l u r e  
mechanisms can be accelerated at e le -  
vated temperatures and high-temperature 
opera t iona l - l i fe  tes t ing .  They can be 
minimized by proper cleaning and wash- 
ing s teps ,  obtaining the purest  and 
and by carefu l ly  cont ro l l ing  the  gas 
ins ide  the  package (the presence of water  inside the package i s  of p a r t i c u l a r  
concern). 
6.2.2.6 Loss of Hermetic I n t e g r i t y  
Moisture i n  t h e  package can cause shorts at su r face  sc ra t ches  o r  i n  the  su r -  
face passivat ion where the current  densi t ies  in  the conduct ion pat tern are  high 
(hot spots) Contamination on the top of t he  s i l i con  can cause high leakage or 
s o f t  breakdovm characterist ics (see Figure 6-8).  Sources of this contamination 
might be moisture; weld gasses; gas desorption from other  par ts ;  and mobile con- 
taminants migrating to the  junct ion area from within the sealed package, o r  from 
outs ide i f  the seal i s  broken. 
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6.2.2.7 Effects  of  Environmental  Stresses 
Ionic  contamination,  neutron  radiation,  and  large  local  mechanical  stresses 
can  result  in  time-dependent  failure.  The  first  mechanism wa  discussed  under 
Ionic  Surface  Effects;  the  latter  mechanisms  will  be  discussed  under  Bulk  Defects. 
6.2.3 Mechanical  Imperfections 
Mechanical  imperfections,  usually  the  result of workmanship  errors,  are  a 
major  source of failure in integrated  circuits.  Often  an  incipient  failure 
resulting  from  one of these  imperfections  can  be  detected  through  careful  inspec- 
tion  by  the  device  manufacturer.  Failures in this  category  result  from  improper 
scribing,  improper  handling of tools ,  bonding  and  lead  dress  problems,  internal 
lead  wire  problems,  unwanted  residues,  improper  die  attach,  and  other  quality 
defects. 
6.2.3.1 Improper  Scribing 
Three  relatively  minor  problems  can  arise  in  the  scribing  process  used  to 
separate  the  individual  dice  from  the  parent  wafer.  The  scribing  can  be  mis- 
registered,  causing  the  crystal t o  be  severed  too  closely  to  the  circuit-lead 
bonds.  The  bond  then  overlaps  the  edge of the  chip  and  may  eventually  short 
to  the  substrate. 
Improper  scribing  can  cause  severe  edge  chipping of the  oxide,  exposing  the 
substrate  and  permitting  shorting  (Figure 6-9). Chipping is a function of 
lattice  orientation  with  respect t o  the  scribing.  Lattice  orientation is, in 
turn,  a  function of the  desired  device  characteristics.  The  problem  can  be  circum- 
vented  if  sufficient  margin  is  left for expected  chipping.  Cracking  may  also  be 
initiated  by  the  scribing  process  (Figure 6-10). The.  cracks  may  be  propagated  by 
environmental  factors,  resulting  in  a  time-dependent  failure. 
6.2.3.2 Improper  Handling of Tools 
A careless  smear  from  a  tool  can  remove  a  portion of he aluminum  metalieation 
(Figure 6-11) and  create  a  situation  similar  to  that of the  insufficient  metali- 
zation  deposition,  previously  discussed.  Cases  in  which  smeared  aluminum  has 
bridged  various  circuit  elements  (Figure 6-12) have  also  been  reported. 
Scratches on the  aluminum-metalization  conduction  pattern  often  cause  opens. 
The  scratch  reduces  the  cross-section of the  interconnection,  resulting  in 
electrical  overheating  and  a  subsequent  open. If the  scratch  is  not  detected  as 
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FIGURE 6-9 
EXCESSIVE CHIPPING CAUSED BY 
IMPROPER SCRIBING 
COURTESY OF UNIVAC 
FIGURE 6-10 
CRACKING CAUSED 
IMPROPER SCRIBING 
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FIGURE 6-11 
DAMAGED YETALIZATIDN 
CAUSED BY HANDLING 
FIGURE 6-12 
SHORT CIRCUIT CAUSED BY 
SMEARED ALUMINUM 
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an open before the c i r c u i t  is used i n  a system, the c i r c u i t ' s  t o l e r a n c e  t o  over- 
s t r e s s  p u l s e s  is markedly decreased; hence the probability of a l a t e n t  f a i l u r e  
is s ign i f i can t .  
A s c ra t ch  on the chip surface can also cause a base-to-base type of short ing 
that would permit the  in t eg ra t ed  c i r cu i t  t o  pass most o p e r a t i o n a l  t e s t s  as wel l  
as o p e r a t e   i n  a r i n g - o s c i l l a t o r   c i r c u i t  (series l i f e   t e s t )  , and yet not perform 
properly in a computer c f r c u i t ,  where logic  operat ions are  required.  
Because t h e  r a t i o  of the aluminized area t o  t o t a l  c r y s t a l  a r e a  is small i n  
the case of the t r ans i s to r ,  it is almost safe t o  handle  ind iv idua l  t rans is tor  
chips during their  manufacture with well designed forceps. However, the high 
dens i ty  of circui t  e lements  on in t eg ra t ed  c i r cu i t s  makes it c l e a r  that such 
l i b e r t i e s  can no longer be to le ra ted .  S t i l l ,  a large proport ion of f a i l e d  c i r -  
c u i t s  that are opened show evidence of some tool damage. 
There 'is some tendency t o  overlook tool damage, apparent ly  based on the 
feeling that the true problem u n i t s  have opens o r  sho r t s  that a re  lden t i f i cab le  
at inspect ion and the re fo re  a re  no t  i n s t a l l ed  in hardware. Experience indicates,  
however, that this assumption is over-simplified; often tool marks appear  to  be 
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DAMA6EO METALIZATION THAT 
Ml6HT PASS TESTS 
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harmless, only t o  r e s u l t   i n  a f a i l u r e  
in system  operation.  Figure 6-13 ie a 
photograph of a device that  has th ree  
tool marks on the deposited aluminum 
lead. A t  1500X magnification (Figure 
6-14) it is not easy t o  d i s c e r n  j u s t  
where the path f i n a l l y  opened, but 
t he re  a re  two poin ts  in the scuffed 
a rea  where the  path t h a t  remained a f t e r  
the accident  is tenuous. 
6.2.3.3 Bonding  and Lead Dress 
Problems 
Improper thermocompression bonding 
can induce cracks i n   t h e   s i l i c o n  sub- 
strate under nail-head bonds, which may 
be fur ther  propagated by the  appl ia t ion  
of thermal  s t ress .  Also, the die bond- 
ing operation can intercede t o  acceler-  
a t e  a crack that would otherwise have 
been hamless. This is espec ia l ly  t rue  
if the solder preform used t o  hold the 
subs t r a t e  t o  its associated header is 
dist r ibuted unevenly or  fails t o  wet 
well t o  either the  subs t ra te  or  the  
header. 
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FIGURE 6-14 
NACWlFlED [1500X] VIEW OF AREA FROM FIGURE 6-13, 
SHOWING SEVERE DAMAGE 
FIGURE 6-15 
CRACKED CRYSTAL THAT PASSED ALL 
ACCEPTANCE TESTS 
Figure 6-15 i s  a photograph of a device tha t  passed the vendor's functional 
t e s t  and the system manufacturer 's  incoming inspection but after some handling 
and short  Operat ion in  a laboratory experiment failed catastrophically because 
of a progressive crack. 
I n  some s i t u a t i o n s  it i s  necessary  to  fold a stitch-bonded lead back over 
i t s e l f  , which may r e s u l t   i n  a severed lead or loosened bond. 
/ 
In the case of b a l l  bonds, it i s  very important to have the proper  re la t ion-  
ship between t h e  b a l l  s i z e  and the  pad s i ze  as well  as to  apply  the  cor rec t  
pressure to  avoid cracking the passivat ion and causing a circuit  short .  Another 
type of f a i l u r e  i s  a l s o  a t t r i b u t e d  t o  ba l l  bonds. The formation of oxide before 
the  bond i s  made, or the presence of other  types of contamination on the  pas s i  
va t ion  layer ,  will cause an open c i r c u i t  a t  the  bond. 
There have been severa l  cases  in  which t h e  p i g t a i l s  of the ball-bond were 
shorted to  the header .  
Overheating during the thermocompression bonding process can cause embrittle- 
ment of the bonding wire (see Internal Lead-Wire Problems). 
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Some of the above-described problems can be classified as workmanship e r ro r s ;  
o thers  involve  reg is t ra t ion  or  the center ing of l eads  in  the  g l a s s  ho le s  of the 
header. 
Poor pa t t e rn  l ayou t  t ha t  r equ i r e s  bonding too close to  the oxide edge on the  
surface of the chip causes  fa i lures .  Shorts  can occur  when the gold overlaps 
the  edge and goes across  the Si02 t o  t he  s i l i con  o r  sho r t s  t h rough  the  Si02, 
which t e n d s  t o  be th in  nea r  t he  edge of the substrate, thereby presenting a 
decreased  d ie lec t r ic .  If a failure does not appear immediately, added strains 
on the device may rupture  the  d ie lec t r ic .  
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FIGURE 6-16 
DAMAGE RESULTING FROM 
EXCESSIVE LEAD TENSION 
t o  t h i s  diff icul ty  than gold.  Several  of 
a t t r i b u t e d  t o  t h i s  problem. 
Opens can also occur  in  lead wires  as 
and processing. Nicks and cu t s  may break 
causes extreme thinning of the wire o r  if  
6.2.3.4 Internal  Gad-Wire 
Problems 
Too l i t t l e  o r  too much tension 
on the  in t e rna l  l eads  can cause 
f a i l u r e  when the  in tegra ted  c i rcu i t  
i s  operated in an environment of 
vibrat ion  (Figure 6-16). The proba- 
b i l i t y  of the  leads  shor t ing  i s  
increased when the  package post i s  a t  
a lower leve l  than  the  sur face  of the  
chip, which i s  the  case  in  many f la t -  
packs.  Excessively  long  lead  wires 
may shor t  t o  t he  l i d ,  t o  t h e  bottom 
of the package, to the surface of the 
ch ip ,   o r   t o  one another.  Close 
proximity of l eads  r e su l t s  from e i t h e r  
poor pattern layout or improper mount- 
ing in a package. 
Overheating during thermocompres- 
s ion bonding can cause embrittlement 
of the  bonding wire adjacent to the 
bond.  Subsequent  mechanical or  thermal 
s t r e s s  t h u s  can more readily cause 
such wires to break. Aluminum wire 
seems t o  be s l igh t ly  more suscept ible  
the open-lead f ie ld  fa i lures  have been 
the r e s u l t  of faulty handling, bending, 
during  mechanical  stressing. If bending 
the wire i s  constr ic ted,  i t  i s  suscept ible  
to  breaking open under minor s t r e s s .  It is par t i cu la r ly  no t i ceab le  a t  t he  pos t ,  
where wedge bonds a re  made. 
r- 
The above-described f a i l u r e  mechanisms can usual ly  be accelerated and fa l l -  
ures  detected i f  the  devices  a re  subjec ted  to  the  cent r i fuge  tes t .  
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6.2.3.5 Unwanted  Residues 
Unwanted  residues  such  as  metallic  fragments,  etching  residues, etc., can 
cause  failures. 
Loose  materials  and  particles  have  been  identified as the  cause of failure 
in some Integrated  circuits. Broken pigtails  and  package  tabs  are two common 
examples of free  conducting  materials  that  have  caused  intermittent  shorts. 
The  X-ray of Figure 6-17 shows a relatively  large  foreign  object  inside  the 
flat-pack of an integrated  circuit. A photograph of the  device  (Figure 6-18) 
made  after  the  package vras opened  shows  the  object to be a scrap of metal  appar- 
ently  chipped or torn  from an external  tab  connector.  Nonconducting  material 
can cause  mechanical  damage. 
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CIRCUIT OF FIGURE 6-17 AFTER OPEHIHG 
FIGURE 6-17 
X-RAY VIEWS SHOWING LARGE FOREIGN 
OBJECT I N  PACKAGE 
An impurity in the  substrate  can  create a small  diode. If the  diode is 
within  the  area of an active  circuit  element,  the  circuit  fails. 
It might  logically  be  assumed  that  since  integrated  circuits  are  relatively 
expensive  and  require  great  care in production,  adequate  measures  are  taken to 
protect  them  from  penetration  by  impurities.  Yet it is not  uncommon to see  gold 
and g lass  par t ic les  adher ing  to  the  subs t ra te  sur faces ,  and la rger  i t ems  are  
occasionally found. 
6.2.3.6  Improper Die Attach 
S t r a i n s  s e t  up during die  a t t ach ,  pa r t i cu la r ly  when a s i l icon-gold  eu tec t ic  
has not been reached, may r e s u l t  i n  c r a c k i n g  of the s i l i c o n  d ie .  Excessive pres- 
sure  on the subs t ra te  side of a f la t  pack, o r  thermal propagation of minute sur- 
face cracks of a s i l i c o n  d ie  mounted i n  any package, can induce total  c leavage.  
6 .2 .3 .7  Electr ical  Overstressing and Improper Marking 
Elec t r ica l  overs t ress ing  by the tes t  equipnent  and improper marking of the  
completed package have also caused some d i f f i c u l t i e s ,  i n  s p i t e  of numerous 100% 
inspections.  
6.2.3.8  Other  Mechanical  Problems 
Other mechanical problems, such as  misregis t ra t ion (poorly def ined geometry, 
creating hot spots),  masking flaws, packaging solder residue, package leakage, 
insufficient lead plating, and photoli thographic-process deviations also cause 
failures of in tegra ted  circuits. 
6.2.1: Bulk Defects 
Bulk defec ts  a re  respons ib le  for  a small percentage of the operational 
f a i l u r e s  of i n t e g r a t e d  c i r c u i t s  i n  systems, and w i l l  be treated only br ief ly  here .  
Fai lure  mechanisms that f a l l  i n  t h i s  category include dislocations (crystal-  
la t t ice  anomalies),  impurity diffusions and precipitations,  and r e s i s t i v i t y  
gradients  resulting from mechanical, nuclear, or thermal stresses. These de.fects 
can lead to  diffusion spikes ,  which i n  turn cause hot spots,  voltage breakdown, 
and other  deviat ions from the des i r ed  e l ec t r i ca l  cha rac t e r i s t i c s .  Such defects  
are usually induced i n  the crystal-preparation process. 
The steep concentration gradients found i n   e p i t a x i a l   d i f f u s i o n   r e s u l t   i n  
c rys t a l - l a t t i ce  s t r a in .  This s t r a i n  i s  subsequently released by the formation 
of dis locat ion s t ructures  that contain edge components perpendicular  to  the 
concentration gradient.  The chip i s  s t r u c t u r a l l y  weaker a t  the d i s loca t ion  f au l t  
plane;  thus bulk fai lure  can be t r iggered by mechanical stress. 
Deviations i n  e p i t a x i a l  growth, resu l t ing  in  impur i ty  d i f fus ion ,  a re  another  
source of bulk fai lures .  Impuri ty  diffusion i s  more l ike ly  a long  edge dis locat ions,  
par t icu lar ly  a long  the  a r rays  of edge d i s loca t ions  tha t  form small-angle grain 
boundaries. The prec ip i ta t ion  of impuri t ies  a t  the r e su l t i ng  c rys t a l - l a t t i ce -  
or ien ta t ion  fau l t  p lanes  i s  bel ieved to  lower the reverse  breakdown voltage. 
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.Resistivity gradients caused by a h e a t  d i f f e r e n t i a l  between the  center  
and the outer  surface of the  chip can resul t  in  secondary breakdown. 
Large loca l  s t r e s ses  can  cause  changes  in  r e s i s t i v i ty  and, hence, i n  
e l e c t r i c a l  c h a r a c t e r i s t i c s .  These loca l  s t r e s ses  can  be caused by mechanical 
shock or  v ibra t ion ,  which would general ly  resul t  in  microphonics .  The s t r e s s  
leve ls  usua l ly  would have t o  be so high as t o  be d e s t r u c t i v e  i n  o t h e r  areas 
(sea ls ,  bonds, e t c . ) .  Su f f i c i en t ly  l a rge  s t r e s s  concen t r a t ions  can  c rack  the 
die .  
Thermal shocks resul t ing from normal processing steps can cause cracks 
i n  the s i l i c o n  s l i c e s  o r  oxides. These defects  are  normally the resul t  of 
too  th ick  an  oxide  layer  or  too  fas t  a cool ing rate .  Although most of these 
f au l t s  a r e  de t ec t ed  by visual  inspect ion,  some are  not  de tec ted  unt i l  further 
mechanical and e l e c t r i c a l  t e s t s  a r e  performed. 
Secondary breakdown t h a t   l e a d s   t o   l o c a l i z e d   a l l o y i n g   o r   d i f f u s i o n   i n  
semiconductor junctions depends critically on col lector  vol tage and mode of 
operat ion.  In  some t r ans i s to r  s t ruc tu res ,  the breakdown current does not flow 
through the hot-spot  regions,  indicat ing that  a d i f f e r e n t  mechanism, associated 
with the presence of l oca l  de fec t s ,  ex i s t s  and  man i fe s t s  i t s e l f  i n  a "sof t"  
col lector- junct ion  .character is t ic .  
The f a i l u r e  mode usual ly  associated with bulk defects. i s  bulk shorting, which 
r e s u l t s  from secondary breakdown or uncontrolled PNPN switching when t h e   c i r c u i t  
design i s  such as t o  a l low f loa t ing  in te rna l  junc t ions .  
There are punch-through e f f e c t s  between co l lec tor  and emit ter  i f  the  
base region i s  narrow. I n  t h i s  case the col lector-deplet ion region extends to  
the emi t te r  at high col lector  vol tages .  This  occurs most f requent ly  in  h igh-  
f requency t ransis tors ,  s ince these devices have a minimum dis tance between emitter 
and col lector  to  reduce recombinat ion effects .  This  condi t ion  a l so  occurs  in  
t r a n s i s t o r s  that have high base r e s i s t i v i t y  ()300l2/0) and relat ively narrow base 
regions. 
Carriers enter ing and leaving a region through floating junctions are subject 
to  mul t ip l ica t ion  wi th in  the junction. This  effect  lowers  the breakdown l e v e l  of 
the junction and leads to negative-resistance regions.  This action i s  enhanced 
at higher currents and i s  evidenced i n  the i so la t ion  junc t ions  of integrated 
c i r c u i t s  
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6.2.5 F a i l k e  -Analysis Tools and Procedures* 
One procedure  for  fa i lure  ana lys i s  i s  shown graphically below. As 
indica ted  ear l ie r ,  devices  that a re  ac tua l ly  good may be i d e n t i f i e d  as f a i l u r e s .  
Thus the  first s t e p  i s  usua l ly  to  ve r i fy  tha t  a device i s  actual ly  defect ive.  
Once the device has been  ve r i f i ed  to  be defective,  it i s  processed through 
a l o g i c a l  series of fa i lure-analysis  s teps .  The s teps  are ordered such that 
all required data  are  obtained and recorded before the next step, which would 
destroy the potential  for obtaining desirable information. 
Instrumentation i s  important  to  proper  fa i lure  analysis .  However, 
imaginative analysts who are capable of innovation are equally Important. 
Out f i t t ing  a fai lWe-analysis  laboratory with the most modern analysis instruments 
does not assure high-quality failure analysis.  
Table 6-2 i s  a tabula t ion  of instruments commonly used fo r  f a i lu re  ana lys i s .  
Associated with each instrument is the  physical  manifestat ion of the abnormality, 
r e l a t e d  f a i l u r e  modes, and probable failure mechanisms. 
~~ 
"The material contained i n  this sect ion has been abstracted from "%tegrated - 
Circuits i n  Action: P a r t  4, Post Mortems Prevent Future Failures, 
B. Schwartz , Electronics, (January 23, 1967). 
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W I  
1 
Instrument 
Dye penesrant 
Etchine and microscopy 
Binocular  microscope 
(3-lZOX mgnlf ica t ion)  
microscope 
Fhase contrast  
Dark f i e ld  microscope 
Interferometer 
Electron microscope 
(magnifies to 100,000 B 
RadioerapNc equipuent 
Controlled etching 
x-ray diffraction 
12tallograph 
Electron  back-scatter 
thickness  meter 
Hot-ataee metallograph 
TAME 6-2 
FAILURE-ANALY! 
Abnormality Observed 
Physical 
Cracks. pores 
Mslocat ion  dis t r ibut ion 
Pits, cracks,and chips 
Pinholes and cracks i n  oxide 
insulat ing  layer  
Non-homogeneity 
(Oxidation,  contamination 
Opened bonds 
Cracked dice 
Cracks i n  package lead  seals  
Pits and pyramids on dice 
Poor reg is t ry  or masking 
Scratches on dice or intraconnects 
Current concentrate 11.5 
Stacklng  faults 
Transparent contaminants 
Improper oxide metalization 
intermetall ics or rub &rks) 
topography 
Photoresist residues, dust 
mbbles  in  sea lan t  g lass  
Oxide and surface topography var ies  
Oxide thickness varies from design 
Xetal thickness varies f r o m  design 
Distribution of dislocation and 
Contaminant and corroslon location 
Etch pits, scratches, dust,and 
Pattern alignment and topolow  errors  
Undercut etched edges 
Veld porosity 
Porous diffusion products 
Scribe cracks 
Voids in welds 
Ketal migration 
Contaminant par t ic les  
Cracks 
~ o n g  wires 
l.llsalignment of ueta l   par t s  
Depth of inversion charge 
Identity of contaminant compounds or 
Identity of materials 
Observes same abnormalities as 
Poor adherent interconnects or bond 
Abnormal unction  depth  (by  angle 
Voids I n  thermo-compression bonds 
Thin or nonadherent p la t ing  
Incomplete or poor welds 
Thickness of oxide, plating, or 
from design 
s tacldns  faul ts  
deposit roughness 
corrosion product compounds 
binocular  microscope 
s t ruc tures  
lappingj 
photo-resist 
Chemical 
Contamlnant belt ing  point and 
Interdiffusion of metals, for example 
react ivi ty  ( for  ident i f icat ion)  
A1-Au,  Xo-Au,  TI-Au,  Kovar-Au 
IWsker growth 
surface  diffusion of metal films 
m a i n  growth 
Instrument 
Electron  diffraction 
Lowenergy electron 
i i f f r ac t ion  
Electron  microprobe 
(elemental chemical 
WdySiS) 
Gas chromatograph 
1.28s spectrograph 
Infrared  absorption 
Spectrograph 
M s s i o n   u l t r a v i o l e t  and 
visible spectrograph 
Visible and u l t rav io le t  
absorption spectrographs 
Neutron activation 
analyzer 
S t ra ln  gauges 
Eubble t e s t e r  
Helium leak t e s t e r  or 
! h t i f J o .  t es ter -  
Thermal p lo t t e r  
Curve t r ace r  
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Abnormality Observed 
Chemical (continued) 
Contmnants,  crystal  structure,  and 
ident i ty  of i n t e m e t a l l i c  
compounds 
Deposit c rys t a l l i n i ty  
Presence of absorbed substances i n  
surface 
Contaminant or rub-mark residue 
ident i ty  and nap 
Dopant and dopant concentration 
Intermetall ic aMlysls 
Zorrosion  product  identity 
Deposit topography nap by chemical 
Deposit thickness nap by chemlcal 
Crack, piband pinhole naps 
Junction  misallgnuent or movement 
Dpens, short, and current and/or 
eleuent 
element 
voltage nonuniformity map 
Rbnormal package ambients 
k a k s  (by presence of a i r  or t e s t  
f l u id )  
k a k s :  Also: reaction of device t o  
ambient changes in the spectrograph 
(Absorptio.., then charge migration 
causes inversion) 
l'hin oxiae 
Abnormal oxygen content in 8ilicon 
Abnormal epitaxy thickness 
Impure photoresist  
Water 
Analysis and ident i ty  of contaminants 
Analysis and ident i ty  of contaminants 
Same a s  emlssion spectrograph but a t  
lower concentrations 
1,:echanical 
Loose headers or dice 
Poorly brazed headers or dice 
Gross l eaks   In  packages 
-11 leaks 
Hot spots due to   vo ids  
Hot spots due t o   t h l n  base areas 
Hot spots due to  d is loca t ion  or 
stacklng  faul ts  
Elec t r ica l  
Shorts 
Opens or intermittent  contacts 
Soft junctions 
Abnormal resistance 
Leakage currents and inversion 
6.2.6  Multilayer-Board Failure Modes 
Multilayer boards were diecussed i n  Chapter 3. A s  i n d i c a t e d  a t  that  time, 
these are d i f f i c u l t  t o  produce rel iably.  In  this  sec t ion  some of t h e  f a i l u r e  
mechanisms and r e l i a b i l i t y  a s p e c t s  of multi layer boards are discussed.* 
The data  presented here were obtained from approximately 40 fai led boards.  
These boards had passed screening and f ina l  i n spec t ion ,  and t h e i r  components 
were already mounted on them. 
6.2.6.1 Chemical Corrosion 
One source of chemical corrosion is incomplete removal of pla t ing  or  e tch ing  
solutions.  Another is re la ted  to  incomple te  appl ica t ions  of p h o t o r e s i s t  t o  
pro tec t  metal surfaces, e spec ia l ly  coppe r  p l a t e ,  i n  the holes.  Corrosive etch 
may be trapped in  in te rna l  pockets  wi th in  the  board ,  resu l t ing  in  t ime-dependent  
failures. Figure 6-19 i l l u s t r a t e s  a sect ion of a plated-through  hole  corroded from 
from process  e tchants  that  penetrated voids  in  the t in- lead plat ing.  
6.2.6.2 Drilling Defects 
Improper or poor  cont ro l  of  dr i l l ing  can  in t roduce  defec ts  in to  mul t i layer  
boards. Figure 6-20 i l l u s t r a t e s  ''epoxy smear" that prevents contact between 
hole  p la t ing  and terminal areas.  Another d r i l l i n g  d e f e c t  is i l l u s t r a t e d  in 
Figure 6-21. Incorrect  drilling procedure has torn  out  the i n t e r n a l  pad. 
Figure 6-20 a l so  i l lus t ra tes  unsa t i s fac tory  through-hole  p la t ing .  Such defec ts  
may be caused by pieces of glass, epoxy, o r  metal that remain a f t e r  t h e  d r i l l i n g  
operation. 
COURTESY OF NEP  CONFERENCE  COU T SY OF NEP  CONFERENCE 
FIGURE 6-19 
CORRODED PLATED-THROUGH HOLE 
FlfiURE 6-20 
EPOXY SMEAR, PLATED-THROUGH HOLE 
*This section was abstracted from a paper by John E. Mceormick, "Multilayer 
Rel iab i l i ty" ,  NEP Conf. 1967 (West), Long Beach, California.  
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COURTESY  OF  NEP  CONFERENCE COURTESY  OF  NEP  CONFERENCE 
FIGURE 6-21 
DAMAGE  CAUSED BY DRILLIN6, 
PLATED THROUGH HOLE 
COURTESY O F  NEP  CONFERENCE 
FIGURE 6-22 
CRACKED PLATE, PLATED- 
THROUGH HOLE 
COURTESY OF NEP CONFERENCE 
FIGURE 6-23 
VOID IN PLATE, PLATED-THROUGH HOLE 
Fl6URE 6-24 
INADEUIATE PLATE, PLATED-THROUGH HOLE 
6.2.6.3 Stress and  Voids 
Stresses induced during processing may cause metal  fracture within the board 
conductors as i l l u s t r a t e d  i n  F i g u r e  6-22. Voids or  inadequate  plat ing may a l s o  
induce board failures. A void i s  i l l u s t r a t e d  i n  F i g u r e  6-23. The metal has not  
deposited on the wall, possibly because of contamination a t  that point  or  possibly 
because of the formation of a gas bubble during plating. An example of inadequate 
p l a t i n g  i s  shown i n  Figure 6-24. It was probably caused by deplet ion of the 
p l a t i n g   s o l u t i o n   i n  the hole  or  by inadequate  agi ta t ion during the plating 
operation. 
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COURTESY OF NEP CONFERENCE 
FIGURE 6-25 
EXCELLENT PLATED-THROUGH HOLE 
- 
Board Fa i lu re s  88% 
Connection  Failures 12% 
Board Fa i lu re s  
Opens ( i n t e r n a l )  6@ 
Shorts   (surface)  30% 
Shor ts   ( in te rna l )  I@ 
Connection  Failures 
. Opens lo@ 
Shorts  0% 
A good plated-through hole I s  
i l l u s t r a t e d  i n  F i g u r e  6-25. The 
fo l lowing  are  charac te r i s t ic  of a 
re l iable  plated-through hole:  
Uniformity  of wall thickness  of 
t in ,  ' l ead ,  and copper 
Absence of voids and pinholes 
- Continuity  between  hole  plating 
and a l l  terminal  areas  
. Good d r i l l i ng   cha rac t e r i zed  by 
.. straight, smooth wal l s   f ree  of 
epoxy smear 
Approximately 25 percent of 
board  fa i lures  were caused by shor t s  on 
the surface of the boards due primarily 
t o   s o l d e r  bridging between contact pad 
or  conductors.  There were f i v e  i n t e r n a l  
.shorts and f i v e  open o r  i n t e rmi t t en t  
open f a i l u r e s .  I n t e r n a l  s h o r t s  a r e  
most probably caused by improper 
dr i l l ing or  s l ippage or  misal ignment  
of the layers during lamina-bion. The 
open f a i l u r e s   a r e   r e l a t e d   t o   i n s u f f i -  
cient wetting of the bond area with 
solder.  T h i s  is an  assembly r a the r  
than manufacturing defect and is 
i d e n t i f i e d   a s  a connection error.  
The adjacent  tabulat ion summarizes the  
f a i lu re s  a s soc ia t ed  with the boards 
that  were analyzed. 
6.3 SOURCES OF OUANTITATIVE  RELIABILITY DATA ON INTEGRATED CIRCUITS 
R e l i a b i l i t y  data f o r  i n t e g r a t e d  c i r c u i t s  a r e  a v a i l a b l e  from two broad 
categories  of observat ions:  device tes t  and  system operation. Within the device- 
t e s t  c a t e g o r y  a r e  o p e r a t i n g  l i f e  t e s t s ,  a c c e l e r a t e d  l i f e  t e s t s ,  s t e p - s t r e s s  t e s t s ,  
environmental tests, and screening tests -- a l l  performed by the device manufac- 
t u r e r  -- as w e l l  a s  t e s t s  that a r e  performed by the system manufacturer. Within 
the system-operat ion category,  re l iabi l i ty  data  are  avai lable  from observations 
of  prototype tes t  and system demonstration by the system manufacturer and from 
observations of system operation by the user .  
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6.3.1 Device Tes t ing  
6.3.1.1  Operating-Life  Tests , 
Operating-life tests are performed on devices primarily t o  a s c e r t a i n  the 
p robab le  ( abso lu te )  r e l i ab i l i t y  l eve l  (MTBF and f a i l u r e  r a t e )  of t h e  l o t  of 
devices that  the devices on tes t  represent .  A secondary objective i s  to  genera te  
failure-mode information. One of two stress conditions is  generally used: 
(I) Normal e lec t r ica l  condi t ions  and 25OC free a i r  ambient. 
(2)  Maximum r a t e d  e l e c t r i c a l  and thermal (85°C o r  125OC) conditions. In 
some instances,  power i s  applied but switching operations are not  
performed . 
Operat ing-l i fe  tes ts  can be d iv ided  in to  th ree  ca t egor i e s :  s t a t i c ,  pa ra l l e l  
switching, and series switching. Of the three, most integrated-circui t  manufac- 
turers  use the ser ies-switching test  because it enables them t o  accumulate the 
grea tes t  number of a-c tes t  hours  (a l though it can @e expected t o   r e s u l t   i n  
lower observed failure r a t e s   t h a n  a para l le l - swi tch ing  tes t  would show). 
6.3.1.2 S t a t i c  Bias Life  Tests 
The s t a t i c  l i f e  t e s t  is  a d-c tes t  similar t o  t r a n s i s t o r  l i f e  t e s t s .  D-c 
vo l t ages  a re  app l i ed  to  the  c i r cu i t  and maintained. A test  of t h i s  t y p e  i s  su i t -  
ab l e  fo r  bias dr ivers  and similar c i r c u i t s .  Its basic advantage i s  that it 
requi res  a m i n i m u m  of connections. Its disadvantage i s  t h a t  it fa i l s  t o  s t r e s s  
t he  c i r cu i t  adequa te ly  in  that no signals a re  app l i ed  to  the network. Because 
of this ,  the r e s u l t s  of s t a t i c  l i f e  tests are  not  a good indica tor  of t he  r e l i a -  
b i l i t y  of the  c i rcu i t s  under  tes t .  
6.3.1.3 Parallel-Switching  Life Tests 
Each dr iver  i s  given an independent switching signal (usually 60 cps) when 
a network i s  subjec ted  to  a parallel-switching l i f e  test ,  although the c i r c u i t s  
have a common bias .  This  type of l i f e  t e s t  p rov ides  the  bes t  i nd ica t ion  o f  c i r c u i t  
r e l i a b i l i t y  because the devices operate independently and are adequately stressed. 
Because t h i s  t es t  requi res  more connec t ions  than  the  s ta t ic  and s e r i e s  l i f e  tests 
and requires external signal sources,  the number of  c i r c u i t s  that can be tested 
simultaneously i s  limited because of the higher costs involved. Therefore, the 
quant i ty  of  re l iabi l i ty  data avai lable  f o r  ana lys i s  from parallel testing i s  
smaller than desired.  
6.3.1.4  Series-Switching  Life Test 
I n  a series-switching l i f e  test, each c i r c u i t  i s  connected i n  series; i.e. , 
the output of one c i r c u i t  d r i v e s  the input  of  the fol lowing circui t  , e t c .  The 
frequency achieved (usually i n  the megacycle range) depends on the propagation 
”” 
” -
delays of the c i r c u i t s .  The advantage of such a t e s t ,  o f t en  ca l l ed  a ring-counter 
o r  r i ng -osc i l l a to r  test, i s  one of cos t  and time.  Because of the smaller number 
of connections and the requirement for Only a Single signal source,  many c i r c u i t s  
can be tested simultaneously.  For this reason, by far the la rges t  quant i ty  of 
r e l i a b i l i t y  life-test data available today i s  based on t h i s  type of test. Its 
major disadvantage is that the performance of each c i r c u i t  is  dependent on the 
performance of each preceding and succeeding circui t .  Cri t ics  of t h i s  type of 
t e s t  claim that the test does not stress the devices adequately, while proponents 
argue that the environment is similar t o  tha t  experienced by dev ices  in  most sys- 
tems. 
Many of the l i f e  tests a re  conducted fo r  on ly  1000 hours, although i n  some 
cases some of the specimens in  the short- term tests a re  l e f t  on t e s t  f o r  a long- 
term re l iab i l i ty  ana lys i s .  Cons idera t ion  i s  often given to the re la t ionship  of 
junction temperature with the combined e f f e c t s  of ambient temperature and dissi- 
pated pourer. These f ac to r s  are then controlled to maintain a given junction tem- 
perature  (usual ly  the m a x i m u m  r a t ed ) .  
6.3.1.5  Accelerated L i f e  Tests 
Accelerated l i f e  tests acce le ra t e  t he  f a i lu re  mechanisms of a c i r c u i t   i n  
order to reduce the number of samples and test time required to obtain u s e f u l  
r e l i ab i l i t y  da t a .  Usua l ly  the acce le ra t ion  f ac to r  i s  a thermal o r  e l e c t r i c a l  
s t r e s s  g rea t e r  t han  that expected f o r  the c i r c u i t  i n  system operation. A de ta i led  
knowledge of the  dev ice  f a i lu re  mechanisms is necessary before  the tes t  i s  designed. 
If an  acce lera ted  l i fe  tes t  in t roduces  new f a i l u r e  mechanisms o r  does not acceler- 
ate a l l  f a i l u r e  mechanisms, the test i s  n o t  v a l i d  f o r  p r e d i c t i n g  r e l i a b i l i t y  a t  
lower s t r e s s  l e v e l s .  
Integrated-circuit manufacturers usually run acce le ra t ed  l i f e  t e s t s  on ly  a t  
elevated temperatures. T h i s  philosophy i s  carr ied over  from the t ransis tor  tech-  
nology, i n  which the maJority of f a i l u r e  modes  of a semiconductor device are 
influenced by temperature.  Storage tests are the most  economical acce lera ted  tes t s  
since they do not require elaborate test  set-ups.  Unfortunately,  however, several  
known f a i l u r e  mechanisms are not significantly accelerated without the presence of 
e l e c t r i c a l  s t i m u l i .  
Accelerated l i f e  t e s t s  a r e  used f o r  the following: 
(1) To p r e d i c t  f a i l u r e  r a t e s  at lower s t resses  
(2)  To compare r e l a t i v e  f a i l u r e  r a t e s  
(3) To assess po ten t i a l  problem areas  
When circuit  manufacturers have accelerated tests perfarmed a t  three  or  more 
s t r e s s  l e v e l s ,  f a i l u r e  rates are general ly  plot ted on a logarithmic scale against  
stress (usually temperature, "C) on an absolute  scale .  The curve is  then  extrapo- 
lated to lower s t r e s s  l e v e l s  to estimate the f a i l u r e  r a t e  a t  any lower s t r e s s  
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l eve l .  Using the  acce lera t ion  fac tors  t o  p r e d i c t  f a i l u r e  rates, however, opens 
the door to many uncertaint ies  concerning the val idi ty  of the predicted rate; a 
small e r r o r  i n  c a l c u l a t i o n  of the t r u e  f a i l u r e  rate, or incomplete knowledge of 
t h e  e f f e c t  of o ther  S t resses ,  can  cause  s igni f icant  e r rors  in  the estimates. For 
t h i s  and similar reasons ,  fa i lure  rates estimated from acce lera ted- tes t  resu l t s  
are not universally accepted. 
The possible errors introduced by the uncertaint ies  discussed above can be 
minimized i f   t h e   r e s u l t s  of an accelerated tes t  on a new c i r cu i t  can  be compared 
with those of an i d e n t i c a l  test  on a c i r c u i t  w i t h  a known r e l i a b i l i t y  l e v e l .  For 
this reason,  accelerated l i fe  tests can be beneficia1, indizat ing the relat ive 
r e l i a b i l i t y  of a new design or process when a quick reaction time is  required. 
Accelerated l i f e  tests can also provide a continuous indication of the qua l i ty  of 
a given product ion l ine 's  output .  
6.3.1.6 Step-Stress  Tests 
A s t e p s t r e s s   t e s t  i s  a r e l i a b i l i t y  test  i n  which a sample of a population 
i s  subjected to d i s c r e t e  stress leve ls  of  success ive ly  increas ing  sever i ty  unt i l  
a l l  or nearly a l l  u n i t s  f a i l .  After the device is  subjected to each  d iscre te  
s t r e s s  l e v e l ,  it i s  generally returned to i t s  normal operating stress leve l .  Its 
cr i t ica l  parameters  are then measured and the number of rejects determined. The 
purpose of the s tep-s t ress- to-fai lure  test  i s  generally one of the following: 
(1) To determine the s a f e t y  f a c t o r  i n h e r e n t  i n  the design with respect 
to a given stress 
( 2 )  To acce le ra t e  f a i lu re  mechanisms or uncover  fa i iure  modes in  dev ices  
(3) To p r e d i c t  f a i l u r e  rates at lower stress l e v e l s  i n  a shorter calendar 
period and with fewer samples than required by operational l i f e  t e s t i n g  
(4)  To compare the r e l a t i v e  r e l i a b i l i t y  of two or more integrated-circuit  
designs, manufacturing processes, etc. 
(5) To check f o r  unannounced changes i n  design, materials, and processing 
by the vendor or to evalua te  the  e f fec t  on device units of announced 
changes . 
The d i s t r i b u t i o n  of f a i l u r e s  with respect  to the applied stress can be p lo t ted  
and used to indicate  the strength of a par t icu lar  device  with respect to a given 
s t r e s s .  The probabi l i ty  of f a i l u r e  with respect  to this given s t ress  can be e s t i -  
mated by comparison of the applied stress with the ant ic ipated or actual  operat ing 
stress. 
The causes of failure can be reduced or eliminated i f  design and manufacturing 
procedures are improved through the use of information obtained by accelerat ing 
the  f a i l u r e  mechanisms so that the cause of fa i lure  can  be ident i f ied .  The cumu- 
la t ive percentage of  fa i lures  i s  p lo t ted  on a Gaussian probabili ty scale and the  
stress l e v e l  on an absolute  scale .  I f  the l ine that jo ins  the points  has a sharp 
discont inui ty ,  it can be assumed that a new f a i l u r e  mechanism has been introduced 
" 
8 .  
at  the stress leve l  ind ica ted  by the point  of discont inui ty .  Fa i lure  ana lys i s  
is  then performed to determine fai lure  modes. Failure-mode information can be 
used t o  take cor rec t ive  ac t ion  to eliminate the cause of f a i l u r e .  Another step- 
s t r e s s  test  can then be run to measure improvements. 
Assumptions are m a d e  regard ing  fa i lure  d is t r ibu t ions  and accelerat ion factors .  
Fa i lure  rates at lower temperatures are estimated from extrapolat ions of the step- 
stress-tests data. These estimations can be c r i t i c i z e d  f o r  the same reasons for  
which estimates based on a c c e l e r a t e d  l i f e  tests are c r i t i c i zed .  Fo r  the reasons 
g i v e n  i n  the discussion of accelerated l i f e  tes t ing,  comparat ive fai lure  rates can 
be more usefu l  than  absolu te  fa i lure  rates. 
As  i s  the case with accelerated l i f e  testing, temperature i s  the most common 
stress used for  s tep-s t ress ing  of in tegra ted  c i rcu i t s ,  a l though e lec t r ica l  s t resses  
have been used. 
6.3.1.7  Environmental Tests  
Environmental tests are used to determine the capabi l i ty  of an integrated 
c i r c u i t  to withstand cer ta in  operat ional  stresses. These tests usually follow 
MIL-S-19500 i n  accordance with procedures i n  MIL-STD-750 and MIL-STD-202.  Some 
manufacturers have run tests exceeding the requirements of these  mi l i ta ry  documents 
and have a l so  conducted special  environmental  tes ts  dictated by spec i f i c  customer 
requirements, e.g., radiation tests. These tests are discussed in Chapter 4. 
6.3.1.8 Preconditioning and Screening Tests 
Preconditioning and screening tests are tests performed on the integrated 
c i r c u i t s   p r i o r   t o  the i r  i n s t a l l a t i o n   i n  an operational system in order to ident i fy  
poten t ia l  fa i lures .  Screening  tests usual ly  do not  include  inspections.   Particu- 
l a r  sc reen ing  t e s t s  and inspect ions are d iscussed  in  Chapter 4. Screening tes ts  
can be performed by the integrated-circui t  vendor  or  the system manufacturer, o r  
by both. 
R e l i a b i l i t y  data generated by vendors' device tests are readi ly  avai lable  to 
i n t e re s t ed  pa r t i e s ;  similar data generated by system manufacturers are much.more 
d i f f i c u l t  to obtain. Generally, the lat ter are preferred since they can be assumed 
to be less biased. Vendor data may be very  usefu l  in  assess ing  a c i r c u i t ' s  poten- 
t ial  re l iab i l i ty ,  bu t  ana lyses  from such data must be carefu l ly  scru t in ized  s ince  
they can easi ly  be misinterpreted.  The wise customer will reques t  suf f ic ien t  da ta  
t o  perform an independent analysis. 
6.3.2 R e l i a b i l i t y  Data Obtained from System Operation 
In t eg ra t ed -c i r cu i t  r e l i ab i l i t y  da t a  are collected because a system manufacturer 
o r  u se r  wants t o  know  how r e l i a b l e  a proposed system using these circuits w i l l  be; 
what can be done to make the system more reliable, and at what cost;  what system 
f a i l u r e  modes can be expected, and their  frequency; and what the spares- 
provisioning and maintenance requirements will be. The primary objective, then, 
is t o  p r e d i c t  how the in t eg ra t ed  c i r cu i t  will perform i n   t h e  system environment. 
If avai lable  to the analyst ,  the d a t a  most re levant  t o  the system studies are 
data dram from experience with similar systems. 
While a s ign i f i can t   quan t i ty  of d a t a  on microelectronic system operation has 
been accumulated, it i s  not always available to the  genera l  t echnica l  publ ic  in  
su f f i c i en t ly  de t a i l ed  form. The da ta  a re  o f t en  r e l a t ed  t o  c l a s s i f i ed  o r  p ropr i e t a ry  
programs and are thus more d i f f i c u l t  to obtain than device data. Nevertheless, 
system and equipment engineers using integrated circuits should make eve ry  e f fo r t  
to obtain this type of information. 
R e l i a b i l i t y  data based on system operation are of greater value than  those 
based on device tests because the observed results may r e f l e c t  system environment 
f ac to r s  no t  r e f l ec t ed  in  dev ice  t e s t ing .  The most important of these fac tors  may 
be the f a i l u r e s  that a re  not  the d i r e c t  r e s u l t  of a dev ice  f a i lu re  but that can 
be a t t r i b u t e d  to the f a c t  that a device i s  being used. Q For example, an  in te r -  
connect ion fai lure  between the device package and the c i r c u i t  board, o r  within 
the board, vrould not  be observed or, i f  observed, certainly-not counted during a 
device test .  Other  factors  include  the  following: 
(1) The f a i l u r e s  r e s u l t i n g  from the interdependence of device operation, 
such as d r i f t ,  noise ,  e tc .  
( 2 )  The design problems associated with the implementatfon of the micro- 
electronics technology 
(3 )  The ac tua l  phys ica l  envi ronment  ( ra re ly  re f lec ted  exac t ly  in  device  
t e s t i n g )  
(4) The e f f e c t  of fa i lures ,  d r i f t ,  etc., of o t h e r  c i r c u i t s  or subsystems 
(5) The e f f e c t s  of maintenance and b u i l t - i n  test  equipment 
(6)  The sys t em cha rac t e r i s t i c s  r e su l t i ng  from the use of par t i cu la r  l og ic  
types 
Because the number of sources of system data is  a function of the number of 
systems using microelectronics, there are considerably more such sources than 
there  are sources of device test  data, although the quantity of device operating 
hours from any given system source can be expected to be modest. Because of t h i s  
and the problem of a c c e s s i b i l i t y  to the data, the engineer seeking system data 
usual ly  will have t o  l i m i t  the number of data sources he interrogates .  The follow- 
ing should be considered i n  the se lec t ion  of systems as poten t ia l  sources  of 
i n t eg ra t ed -c i r cu i t  r e l i ab i l i t y  data to be used i n  system development: 
(1) Funct ional   s imilar i ty  
(2 ) Environmental  similari ty 
*For  example, see JiIB. Brauer and D.F. Barber, "Are Reliabile Microconnections 
Really Attainable? Electronic Packaging and Production, (June 1966) , p. 91-95. 
(3)  Common logic  
(4) Packaging  commonality 
(5) Interconnect ion  s imilar i ty  
Microelectronics  ra l iabi l i ty  data  can be obtained from observations of f i e l d  
operation, demonstration, and prototype test .  
6.3.2.1  Field  Operation 
R e l i a b i l i t y  data acquired i n  an analysis of f i e ld  operations should theoret- 
i c a l l y  be the most useful  to the r e l i ab i l i t y  eng inee r .  Because the devices are 
ope ra t ing  in  a "real" system, exposed to the  actual  physical  and maintenance 
environment, the data include many of t he  f ac to r s  that other  data  sources  do not.  
Prac t ica l ly ,  however, these data may have some drawbacks, including the 
following: 
Unti l  more microelectronic systems become operat ional ,  there  i s  
insuf f ic ien t  opera t ing  time to draw confident conclusions in many 
are  as . 
Failure  report ing is rarely complete. T h i s  problem i s  compounded  by 
r e t r o f i t s ,  where the  to t a l  ope ra t ing  time i s  of ten not  known. Incomplete 
f a i l u r e  r e p o r t i n g  o r  the absence OF any reporting is  common, and space- 
borne microe lec t ronic  sys tems are  par t icu lar ly  d i f f icu l t  because telem- 
e t ry  cannot monitor every circuit  and cannot determine the f a i l u r e  
mechanisms. 
Maintenance personnel are s t i l l  i n  the e a r l y   p a r t  of a learning curve. 
This lack of experience s ignif icant ly  contr ibutes  to the f a i l u r e  r a t e  
when a new technology is introduced. 
Many  new systems are still  not debugged; f a i l u r e s  may r e f l ec t  l ack  of 
design experience, which would not normally be evident in follow-on 
systems. 
6.3.2.2 System Demonstration 
Observations of system demonstration minimize the effects of the first three 
f a c t o r s  l i s t e d  above. To date, a s i g n i f i c a n t  amount of system demonstration time 
has been accumulated. However, most of the pe r t inen t  da t a  a re  no t  cen t r a l ly  
located; they are i n  the possession of the manufacturers who performed the demon- 
s t r a t i o n s .  The biggest  drawback to these data i s  that they do no t  r e f l ec t  t he  
operational environment. Some systems do undergo t e s t i n g  i n  a simulated environ- 
ment, but generally the percentage of operating hours i n  environmental  test  i s  
low. 
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6.4 RELIABILITY  DATA 
Table 6-3 summarizes r e l i a b i l i t y  data that have been reported by equipment 
manufacturers and users  t o  give an indication of f d l u r e  r a t e s .  Although rel ia- .  
b i l i t y   d a t a   a r e  becoming more p l en t i fu l ,  it can be reasonably argued that addi- 
t i o n a l  data of this type would be of l i t t l e  value without details of precondition- 
ing, screening, testing, and data-recording rules (e.g., no f a i lu re s  a re  counted 
d u r i n g  t h e  f i r s t  100 hours of subsystem t e s t i n g ) .  Because of the wide range of 
fa i lure  ra tes  being reported at the device level  and the quest ionable  val idi ty  
of such information for use  in  a par t icu lar  appl ica t ion ,  device  fa i lure  ra tes  
should be used with care.  
Data such as those  in  the  table are  useful  only for broad generalizations,  
and an expansion of the  number of samples i n  t h e s e  t a b l e s  would have l i t t l e  
u t i l i t y .  These data rep resen t  f a i lu re  r a t e s  that have been obtained on spec i f i c  
samples; the reader i s  reminded that the source selected and spec i f ica t ions  
enforced for  a par t icu lar   i t em will determine   the   re l iab i l i ty   for  that p a r t i c u l a r  
item. 
TABLE 6-3 
TYPICAL MICROCIRCUIT FAILURE DATA 
Level of Test Test  H a m  I Failures  I I Failure  Rate* (Multiply by yLI*= I 
Airborne 
Navigational S e t I m , 0 0 0  I 7 I 
I I  
0.7 I T 1  
I I  
ReUIrnkB 
No fa i lu re s  counted during first 
100 h o w .  Navigational computer 
of I C ' s  for a t o t a l   o f  1000 per  
s y s t e m  field  experience. Four types 
smtem.
3.3 MIL STD-78U, Test Level P -- 
3 houra off ,  5 hours on. Temper- 
ature range -54°C t o  +71"C. 
Failure occurred 330 hours into 
test due t o  open bond. 
Alrborne 
Navigational Set Level-2 Agree. 9/66 11.2 28 2,500, 000 
A System 15.800>000 1 Preconditioning: 4000 hours spatem 0.063 
are counted. 
operation at  250'C before failures 
A System Two fa i lu re s  caused by e r r o r  ln 6/65 1.7 0 600,ooO 
testing. 
Dlgl ta l  Computer Operational  data.  Operating tempelc 1/67 0.052 0 13,600,000 ature believed to be i n  excess or 
50°C. 
I I I I I 
Radar Indicator 2 I 2.0 I 7/66 I 1.000,000 
A System I 2,000,'333 I 0 I 0.5 I 5/65 I Time-code generating system. 
ECI.1 Failure cause not known. 6/65 1.2 1 800,ooO 
A System Actual f l igh t  resu l t s .  6/66 6.0 36- 6,0001000 
System T.I. Series 51 f o r  "EPIC" W E  on 6/65  0.290 3,500,000 
B0:ARC prototype. 
D ig i t a l  Camputer I 220'500'ooo I 51 I 0.23 Includes 17 failures due t o  p a r t i c l e s .  Such fallure modes have been subse- quently  eliminated.  Operational  data. 
A Syatem DTL c i r c u i t s  used primarily in aero- 10/66 0.27 14 66,oQo.000 space syatema. Operational  data. 
Computer 6/65  0.35 7 20,000,000 
Apollo Cmputer I 319,000,000 I 6 I 0.018 I 5/66 I Extensive  screening tests are per- 
fomed. Operating data for Block I 
and Block I1 computer. 
Mlnuteman 
Field operation (after system test ing) .  4/66 0.001 0 100,ooO.ooO Mlnuteman 
System t e s t ing  after screening, etc. 4/66 0.213 33 155,@JO~000 
*Failure rates are estlmated by dividing the number of f a i lu re s  by the test houra 
(?ne f a i lu re  is assumed where none is reported). 
XRemovals only a re  l i s t ed ;  f a i lu re s  were not verified. 
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GLOSSARY' 
The  following  terms  have  been  coordinated  with  the 
Electronics  Industry  Association,  Aerospace  Indus- 
tries  Association,  Department of Defense,  and NASA. 
Microelectronics.  That  area of electronic  technology  associated  with or 
applied  to  the  realization f electronic  systems  from  extremely  small  electronic 
parts or elements. 
Element (of a microcircuit or integrated  circuit).  A  constituent of the  micro- 
circuit or i'ntegrated  circuit  that  contributes  directly to  its  operation. 
(A  discrete  part  incorporated  into  a  microcircuit  becomes an element of the 
microcircuit. ) 
Substrate.  The  supporting  material  upon  which or within  which  the  elements 
of a  microcircuit or integrated  circuit  are  fabricated or attached. 
Microcircuit. A small  circuit  having  a  high equivblent-circuit-element density, 
which  is  considered as a single  part  composed of interconnected  elements on or 
within  a  single  substrate to perform  an  electronic-circuit  function.  (This 
excludes, for example,  printed  wiring  boards,  circuit-card  assemblies,  and 
modules  composed  exclusively of discrete  electronic  parts.) . 
Integrated  Circuit. A microcircuit  consisting of interconnected  elements 
inseparably  associated  and  formed  in  situ on or within  a  single  substrate  to 
perform an electronic  circuit  function. 
Monolithic  Integrated  Circuit  (Monolithic  Microcircuit). An integrated  circuit 
consisting of elements  formed  in  situ on or within  a  semiconductor  substrate  with 
at  least  one of the  elements  formed  within  the  substrate. 
Multichip  Microcircuit.  A  microcircuit  consisting of elements  formed on or 
within  two or more  semiconductor  chips that are  separately  attached to a 
substrate. 
Semiconductor  Chip. A single  piece of semiconductor  material of any  dimension. 
Film  Integrated  Circuit  (Film  Microcircuit). A circuit  consisting of elements 
that are  films  all  formed  in  situ  upon  an  insulating  substrate. 
Hybrid  Microcircuit. A microcircuit  consisting of elements  that  are  a  combination 
of the  film  circuits  and  the  semiconductor  circuits or a  combination of one or 
both of these  types  with  discrete  parts. 
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The following terms have not been coordinated but are part  of t h i s  glossary:  
Thin Film. A f i l m  of material  whose thickness  i s  on the order  of the  mean f r e e  
path of an  e lec t ron  in  tha t  mater ia l .  
Thick Film. A film of mater ia l  whose thickness  i s  a t  l e a s t  t e n  t i m e s  g r e a t e r  
than the mean f r e e  p a t h  of an e l e c t r o n  i n  tha t  mater ia l .  
Interconnection. Connections made between the elements of a in t eg ra t ed  c i r cu i t  
(microc i rcu i t )  o r  between the  c i r cu i t  and the outside world.  The term applies 
herein to connections made within the package containing the microcircuit  
( i n t e g r a t e d   c i r c u i t  ) . 
Specif icat ion.  A document,  drawing, o r  combination  thereof  that   states  clearly 
the customer's  requirements for a product or service, prescribes measures of 
compliance with those requirements, and p rov ides  c r i t e r l a  fo r  qua l i fy ing  the  
product or service to the requirements and for  accept ing  i t .  
Specif icat ion System. The complex of documentation,  procedures, t e s t  f a c i l i t i e s  
and methods, information-exchange practices, procurement practices, and qua l i ty  
control follow-up and feedback procedures tha t  are  required to  ensure that  the 
buyer ' s  spec i f ica t ion  can be effect ively used.  
General  Specification,  Microelectronics. A complete  statement of a l l  those 
requirements for microelectronics tha t  can be s ta ted  and measured without 
regard  to  ca tegory ,  c lass ,  o r  c i rcu i t .  
Control Drawing or Detailed Specification. A de t a i l ed  desc r ip t ion  in  p i c to r i a l  
and written form of the exact physical ,  functional,  and e l ec t r i ca l  conf igu ra t ion  
of the  c i rcu i t  des i red .  The control drawing will contain a l l  necessary perfor- 
mance requirements and will def ine  a l l  a spec t s  of the environmental requirements 
that  need qua l i f ica t ion  beyond those already done under Line Certification. 
Control drawings are made by the  user  of the  c i r c u i t  and are the Controll ing 
procurement  documents f o r  c i r c u i t s .  The control  drawing will ca l l  ou t  t he  
General Specification tha t  appl ies  and will i d e n t i f y  t h e  c l a s s  t o  which the 
circuit  belongs.  
Packaging. The physical form the completed c i r cu i t  t akes  when it i s  ready f o r  
de l ive ry  to  the  customer. The physical  s izes  of a l l  d e v i c e s  produced  under t h i s  
system will be def ined in  the specif icat ions,  supplemented by the control drawings. 
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